[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170602234042.22782-4-paul.burton@imgtec.com>
Date: Fri, 2 Jun 2017 16:40:38 -0700
From: Paul Burton <paul.burton@...tec.com>
To: <netdev@...r.kernel.org>
CC: Tobias Klauser <tklauser@...tanz.ch>,
"David S . Miller" <davem@...emloft.net>,
Jarod Wilson <jarod@...hat.com>, <linux-mips@...ux-mips.org>,
Eric Dumazet <edumazet@...gle.com>,
Paul Burton <paul.burton@...tec.com>,
Mark Rutland <mark.rutland@....com>,
Rob Herring <robh+dt@...nel.org>, <devicetree@...r.kernel.org>
Subject: [PATCH v3 3/7] dt-bindings: net: Document Intel pch_gbe binding
Introduce documentation for a device tree binding for the Intel Platform
Controller Hub (PCH) GigaBit Ethernet (GBE) device. Although this is a
PCIe device & thus largely auto-detectable, this binding will be used to
provide the driver with the PHY reset GPIO.
Signed-off-by: Paul Burton <paul.burton@...tec.com>
Cc: David S. Miller <davem@...emloft.net>
Cc: Eric Dumazet <edumazet@...gle.com>
Cc: Jarod Wilson <jarod@...hat.com>
Cc: Mark Rutland <mark.rutland@....com>
Cc: Rob Herring <robh+dt@...nel.org>
Cc: Tobias Klauser <tklauser@...tanz.ch>
Cc: devicetree@...r.kernel.org
Cc: linux-mips@...ux-mips.org
Cc: netdev@...r.kernel.org
---
Changes in v3:
- New patch.
Changes in v2: None
Documentation/devicetree/bindings/net/pch_gbe.txt | 25 +++++++++++++++++++++++
1 file changed, 25 insertions(+)
create mode 100644 Documentation/devicetree/bindings/net/pch_gbe.txt
diff --git a/Documentation/devicetree/bindings/net/pch_gbe.txt b/Documentation/devicetree/bindings/net/pch_gbe.txt
new file mode 100644
index 000000000000..5de479c26b04
--- /dev/null
+++ b/Documentation/devicetree/bindings/net/pch_gbe.txt
@@ -0,0 +1,25 @@
+Intel Platform Controller Hub (PCH) GigaBit Ethernet (GBE)
+
+Required properties:
+- compatible: Should be the PCI vendor & device ID, eg. "pci8086,8802".
+- reg: Should be a PCI device number as specified by the PCI bus
+ binding to IEEE Std 1275-1994.
+- phy-reset-gpios: Should be a GPIO list containing a single GPIO that
+ resets the attached PHY when active.
+
+Example:
+
+ eg20t_mac@2,0,1 {
+ compatible = "pci8086,8802";
+ reg = <0x00020100 0 0 0 0>;
+ phy-reset-gpios = <&eg20t_gpio 6
+ GPIO_ACTIVE_LOW>;
+ };
+
+ eg20t_gpio: eg20t_gpio@2,0,2 {
+ compatible = "pci8086,8803";
+ reg = <0x00020200 0 0 0 0>;
+
+ gpio-controller;
+ #gpio-cells = <2>;
+ };
--
2.13.0
Powered by blists - more mailing lists