lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20180227150130.GB14918@lunn.ch>
Date:   Tue, 27 Feb 2018 16:01:30 +0100
From:   Andrew Lunn <andrew@...n.ch>
To:     Maxim Uvarov <muvarov@...il.com>
Cc:     netdev <netdev@...r.kernel.org>,
        David Miller <davem@...emloft.net>,
        Florian Fainelli <f.fainelli@...il.com>
Subject: Re: phy: micrel.c: Support ksz9031 energy-detect power-down mode

On Tue, Feb 27, 2018 at 05:09:45PM +0300, Maxim Uvarov wrote:
> CC netdev
> 
> 2018-02-27 13:12 GMT+03:00 Maxim Uvarov <muvarov@...il.com>:
> > It migth be reason to reconsider of unconditionally enable power-down mode.
> > v1 of patch and code here:
> > https://lkml.org/lkml/2016/10/3/199
> >
> > I see that 9031 just lock ups with start from -40C just after
> > swtiching to power save mode. And any soft reset do not work. Chip is
> > not visible on mdio bus completely and only physycal power cycle
> > restores operation.  Temperature is acceptable for specifcication.

Hi Maxim

If it disappears, it makes me think it has lost its clock, the PLL has
lost lock.

How are you clocking the PHY? Do you have a crystal, or a 25MHz clock?
Have you checked the clock inputs are within spec at -40C?

     Andrew

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ