[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180318213129.ucwslzvwq6khxrcd@flea>
Date: Sun, 18 Mar 2018 22:31:29 +0100
From: Maxime Ripard <maxime.ripard@...tlin.com>
To: Chen-Yu Tsai <wens@...e.org>
Cc: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Giuseppe Cavallaro <peppe.cavallaro@...com>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Mark Brown <broonie@...nel.org>,
Icenowy Zheng <icenowy@...c.io>,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, netdev@...r.kernel.org,
Corentin Labbe <clabbe.montjoie@...il.com>
Subject: Re: [PATCH net-next 02/12] clk: sunxi-ng: r40: export a regmap to
access the GMAC register
On Sat, Mar 17, 2018 at 05:28:47PM +0800, Chen-Yu Tsai wrote:
> From: Icenowy Zheng <icenowy@...c.io>
>
> There's a GMAC configuration register, which exists on A64/A83T/H3/H5 in
> the syscon part, in the CCU of R40 SoC.
>
> Export a regmap of the CCU.
>
> Read access is not restricted to all registers, but only the GMAC
> register is allowed to be written.
>
> Signed-off-by: Icenowy Zheng <icenowy@...c.io>
> Signed-off-by: Chen-Yu Tsai <wens@...e.org>
Gah, this is crazy. I'm really starting to regret letting that syscon
in in the first place...
And I'm not really looking forward the time where SCPI et al. will be
mature and we'll have the clock controller completely outside of our
control.
Maxime
--
Maxime Ripard, Bootlin (formerly Free Electrons)
Embedded Linux and Kernel engineering
https://bootlin.com
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists