[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3143ce1f-30e7-6b8d-06b5-6048abab54bc@nvidia.com>
Date: Fri, 25 May 2018 10:11:11 +0530
From: Bhadram Varka <vbhadram@...dia.com>
To: Jose Abreu <Jose.Abreu@...opsys.com>,
"netdev@...r.kernel.org" <netdev@...r.kernel.org>,
Joao Pinto <Joao.Pinto@...opsys.com>
Subject: Re: STMMAC driver with TSO enabled issue
Hi Jose,
On 5/24/2018 3:01 PM, Jose Abreu wrote:
> Hi Bhadram,
>
> On 24-05-2018 06:58, Bhadram Varka wrote:
>>
>> After some time if check Tx descriptor status - then I see only
>> below
>>
>> [..]
>> [85788.286730] 027 [0x827951b0]: 0xf854f000 0x0 0x16d8 0x90000000
>>
>> index 025 and 026 descriptors processed but not index 027.
>>
>> At this stage Tx DMA is always in below state -
>>
>> ■ 3'b011: Running (Reading Data from system memory
>> buffer and queuing it to the Tx buffer (Tx FIFO))
>
> Thats strange, I think the descriptors look okay though. I will
> need the registers values (before the lock) and, if possible, the
> git bisect output.
Attaching the register dump file after the issue observed. Please check
once.
--
Thanks,
Bhadram.
View attachment "regdump.txt" of type "text/plain" (2966 bytes)
Powered by blists - more mailing lists