[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180802143638.GD7462@lunn.ch>
Date: Thu, 2 Aug 2018 16:36:38 +0200
From: Andrew Lunn <andrew@...n.ch>
To: Jose Abreu <Jose.Abreu@...opsys.com>
Cc: netdev@...r.kernel.org, "David S. Miller" <davem@...emloft.net>,
Joao Pinto <Joao.Pinto@...opsys.com>,
Giuseppe Cavallaro <peppe.cavallaro@...com>,
Alexandre Torgue <alexandre.torgue@...com>
Subject: Re: [PATCH net-next 7/9] net: stmmac: Integrate XGMAC into main
driver flow
> Sorry, I made a mistake. Where it reads SGMII in my reply I was
> referring to XGMII.
So you have XGMII between the MAC and the PHY. That should support
2.5G, 5G and 10G. What i don't know is if you can also do 10/100/1000
over XGMII?
How are you currently connecting your 1G PHY to the MAC? XGMII is a
big parallel bus, where as SGMII is a small serial bus.
I would say, before this patchset goes anywhere, you need to test
10/100/1000/2.5G/10G, with at least one PHY.
Alternatively, take out support for 2.5G/10G and C45, and post patches
for just > 1G and C22. That you can test and you know works. You can
add the rest later.
Andrew
Powered by blists - more mailing lists