lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 14 Sep 2018 19:26:41 -0700 From: Florian Fainelli <f.fainelli@...il.com> To: Quentin Schulz <quentin.schulz@...tlin.com>, alexandre.belloni@...tlin.com, ralf@...ux-mips.org, paul.burton@...s.com, jhogan@...nel.org, robh+dt@...nel.org, mark.rutland@....com, davem@...emloft.net, kishon@...com, andrew@...n.ch Cc: allan.nielsen@...rochip.com, linux-mips@...ux-mips.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, netdev@...r.kernel.org, thomas.petazzoni@...tlin.com Subject: Re: [PATCH net-next v3 05/11] net: mscc: ocelot: simplify register access for PLL5 configuration On 09/14/18 01:16, Quentin Schulz wrote: > Since HSIO address space can be accessed by different drivers, let's > simplify the register address definitions so that it can be easily used > by all drivers and put the register address definition in the > include/soc/mscc/ocelot_hsio.h header file. > > Acked-by: Alexandre Belloni <alexandre.belloni@...tlin.com> > Signed-off-by: Quentin Schulz <quentin.schulz@...tlin.com> Reviewed-by: Florian Fainelli <f.fainelli@...il.com> -- Florian
Powered by blists - more mailing lists