lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20181214083804.GD3703@lunn.ch>
Date:   Fri, 14 Dec 2018 09:38:04 +0100
From:   Andrew Lunn <andrew@...n.ch>
To:     John Rama <john.rama01@...il.com>
Cc:     netdev@...r.kernel.org
Subject: Re: DSA: external phy address and port number of switch conflicts

On Thu, Dec 13, 2018 at 07:12:05PM -0500, John Rama wrote:
> Dear DSA experts
> 
> My name is John.
> 
> I'm working for our custom board which has the Marvel 88e5050 ethernet switch
> as shown below, and trying to make the system works using DSA subsystem.

88e5050 is a new switch to me. So i don't know anything about its
register layout.

> I found one problem and have a question.
> 
> - System
>     - i.MX6 and Marvel 88e5050 Switch(PHY addr is 0x10)
>     - port1-5 has integrated PHY
>      - port7 is connected to Marvel 88e1510 PHY(PHY addr is 0x1)
> 
>                            0x10
>     +------------+         +-----------------+
>     |            |         | Marvel 88e5050  |
>     |            | RGMII   |           port1 |
>     |   IMX6     +---------+ port6           |
>     |            |         |           port2 |
>     |            | MDIO    |                 |
>     |            +-+-------+           port3 |
>     |            | |       |                 |
>     +------------+ |       |           port4 |
>                    |       |                 |
>                  +-+-+     |           port5 |
>                  |   |SGMII|                 |
>                  |PHY|-----| port7           |
>                  |   |     |                 |
>                  +---+     +-----------------+
>               Marvel 88e1510
>                    0x1                        
>     I'm using a little bit old kernel,4.1.15.

Since you have the switch in single address mode, i don't see why this
should not work. But as Florian said, please update to a new kernel,
and swap to using the new binding with the properties inside the IMX
MDIO bus.

    Andrew

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ