lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20190124.215426.667560836298741280.davem@davemloft.net>
Date:   Thu, 24 Jan 2019 21:54:26 -0800 (PST)
From:   David Miller <davem@...emloft.net>
To:     tariqt@...lanox.com
Cc:     netdev@...r.kernel.org, eranbe@...lanox.com, edumazet@...gle.com
Subject: Re: [PATCH net-next] net/mlx4_core: A write memory barrier is
 sufficient in EQ ci update

From: Tariq Toukan <tariqt@...lanox.com>
Date: Tue, 22 Jan 2019 15:25:50 +0200

> Soften the memory barrier call of mb() by a sufficient wmb() in the
> consumer index update of the event queues.
> 
> Suggested-by: Eric Dumazet <edumazet@...gle.com>
> Signed-off-by: Tariq Toukan <tariqt@...lanox.com>

Applied, thank you.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ