[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <e5b05616-d9b3-3c0a-189b-4fc02190c8a5@cogentembedded.com>
Date: Tue, 29 Jan 2019 13:37:38 +0300
From: Sergei Shtylyov <sergei.shtylyov@...entembedded.com>
To: Simon Horman <horms@...ge.net.au>
Cc: netdev@...r.kernel.org, "David S. Miller" <davem@...emloft.net>,
linux-renesas-soc@...r.kernel.org, linux-sh@...r.kernel.org
Subject: Re: [PATCH 3/7] sh_eth: offload RX checksum on R7S72100
Hello!
On 01/29/2019 11:00 AM, Simon Horman wrote:
>>>> The RZ/A1H (R7S721000) SoC manual describes the Ether MAC's RX checksum
>>>> offload the same way as it's implemented in the EtherAVB MACs...
>>>>
>>>> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@...entembedded.com>
>>>
>>> Regarding this and the remaining patches in this series,
>>> which add rx-csum offload support in the sh_eth driver for
>>> various SoCs: has this been tested?
>>
>> As I said, I've only tested it on R8A77980.
And still hoping Geert would be able to test on R8A7740.
>
> Thanks, I missed that.
>
> As you may have guessed the implication of my question is that
> IMHO it would be best only to add this feature to SoCs where
> it has been tested.
You don't trust the manuals? :-)
MBR, Sergei
Powered by blists - more mailing lists