lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 12 Feb 2019 02:21:26 +0100 From: Andrew Lunn <andrew@...n.ch> To: John David Anglin <dave.anglin@...l.net> Cc: Russell King <linux@....linux.org.uk>, Vivien Didelot <vivien.didelot@...oirfairelinux.com>, Florian Fainelli <f.fainelli@...il.com>, netdev@...r.kernel.org Subject: Re: [PATCH net] dsa: mv88e6xxx: Ensure all pending interrupts are handled prior to exit > Yes, it is true the PHY and SERDES enables in Global 2 should be > cleared before the interrupt handler is installed for device > interrupts. That's what is done for the interrupts enables in > Global 1. I'm not seeing that these enables are initialized. > > Which switch? 6390X. > The device interrupts are not be cleared properly on that board. I added in code to mask all interrupts. It did not help. I need to go deeper and see if it is a PHY problem. > I suspect the same would happen if level interrupts were used. I've not seen it loop. Which is why i want to understand it fully. Andrew
Powered by blists - more mailing lists