lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 5 Jun 2019 11:30:06 +0000
From:   Shalom Toledo <shalomt@...lanox.com>
To:     Richard Cochran <richardcochran@...il.com>,
        Ido Schimmel <idosch@...sch.org>
CC:     "netdev@...r.kernel.org" <netdev@...r.kernel.org>,
        "davem@...emloft.net" <davem@...emloft.net>,
        Jiri Pirko <jiri@...lanox.com>,
        Petr Machata <petrm@...lanox.com>, mlxsw <mlxsw@...lanox.com>,
        Ido Schimmel <idosch@...lanox.com>
Subject: Re: [PATCH net-next 4/9] mlxsw: reg: Add Management UTC Register

On 04/06/2019 17:17, Richard Cochran wrote:
> On Mon, Jun 03, 2019 at 03:12:39PM +0300, Ido Schimmel wrote:
>> From: Shalom Toledo <shalomt@...lanox.com>
>>
>> The MTUTC register configures the HW UTC counter.
> 
> Why is this called the "UTC" counter?
> 
> The PTP time scale is TAI.  Is this counter intended to reflect the
> Linux CLOCK_REALTIME system time?

Exactly. The hardware doesn't have the ability to convert the FRC to UTC, so
we, as a driver, need to do it and align the hardware with this value.

> 
>> +/* MTUTC - Management UTC Register
>> + * -------------------------------
>> + * Configures the HW UTC counter.
>> + */
>> +#define MLXSW_REG_MTUTC_ID 0x9055
>> +#define MLXSW_REG_MTUTC_LEN 0x1C
> 
> Thanks,
> Richard
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ