netdev - Re: [PATCH 1/2] dt-bindings: socfpga-dwmac: add "altr,socfpga-stmmac-a10-s10" binding

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 06 Jun 2019 14:21:24 -0700 (PDT)
From:   David Miller <davem@...emloft.net>
To:     dinguyen@...nel.org
Cc:     netdev@...r.kernel.org, robh+dt@...nel.org, mark.rutland@....com,
        dalon.westergreen@...el.com
Subject: Re: [PATCH 1/2] dt-bindings: socfpga-dwmac: add
 "altr,socfpga-stmmac-a10-s10" binding

From: Dinh Nguyen <dinguyen@...nel.org>
Date: Wed,  5 Jun 2019 10:05:50 -0500

> Add the "altr,socfpga-stmmac-a10-s10" binding for Arria10/Agilex/Stratix10
> implementation of the stmmac ethernet controller.
> 
> On the Arria10, Agilex, and Stratix10 SoCs, there are a few differences from
> the Cyclone5 and Arria5:
>      - The emac PHY setup bits are in separate registers.
>      - The PTP reference clock select mask is different.
>      - The register to enable the emac signal from FPGA is different.
> 
> Because of these differences, the dwmac-socfpga glue logic driver will
> use this new binding to set the appropriate bits for PHY, PTP reference
> clock, and signal from FPGA.
> 
> Signed-off-by: Dinh Nguyen <dinguyen@...nel.org>

Applied to net-next.