lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 17 Jun 2019 01:56:50 -0700 (PDT) From: Paul Walmsley <paul.walmsley@...ive.com> To: Yash Shah <yash.shah@...ive.com> cc: davem@...emloft.net, devicetree@...r.kernel.org, netdev@...r.kernel.org, linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org, robh+dt@...nel.org, mark.rutland@....com, nicolas.ferre@...rochip.com, palmer@...ive.com, aou@...s.berkeley.edu, ynezz@...e.cz, sachin.ghadi@...ive.com Subject: Re: [PATCH v2 1/2] macb: bindings doc: add sifive fu540-c000 binding On Mon, 17 Jun 2019, Yash Shah wrote: > Add the compatibility string documentation for SiFive FU540-C0000 > interface. > On the FU540, this driver also needs to read and write registers in a > management IP block that monitors or drives boundary signals for the > GEMGXL IP block that are not directly mapped to GEMGXL registers. > Therefore, add additional range to "reg" property for SiFive GEMGXL > management IP registers. > > Signed-off-by: Yash Shah <yash.shah@...ive.com> Reviewed-by: Paul Walmsley <paul.walmsley@...ive.com> - Paul
Powered by blists - more mailing lists