[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20190618.220251.295948387700018458.davem@davemloft.net>
Date: Tue, 18 Jun 2019 22:02:51 -0400 (EDT)
From: David Miller <davem@...emloft.net>
To: yash.shah@...ive.com
Cc: devicetree@...r.kernel.org, netdev@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org,
robh+dt@...nel.org, mark.rutland@....com,
nicolas.ferre@...rochip.com, palmer@...ive.com,
aou@...s.berkeley.edu, paul.walmsley@...ive.com, ynezz@...e.cz,
sachin.ghadi@...ive.com
Subject: Re: [PATCH v3 0/2] Add macb support for SiFive FU540-C000
From: Yash Shah <yash.shah@...ive.com>
Date: Tue, 18 Jun 2019 13:26:06 +0530
> On FU540, the management IP block is tightly coupled with the Cadence
> MACB IP block. It manages many of the boundary signals from the MACB IP
> This patchset controls the tx_clk input signal to the MACB IP. It
> switches between the local TX clock (125MHz) and PHY TX clocks. This
> is necessary to toggle between 1Gb and 100/10Mb speeds.
>
> Future patches may add support for monitoring or controlling other IP
> boundary signals.
>
> This patchset is mostly based on work done by
> Wesley Terpstra <wesley@...ive.com>
>
> This patchset is based on Linux v5.2-rc1 and tested on HiFive Unleashed
> board with additional board related patches needed for testing can be
> found at dev/yashs/ethernet_v3 branch of:
> https://github.com/yashshah7/riscv-linux.git
>
> Change History:
...
Series applied, thank you.
Powered by blists - more mailing lists