lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sun, 23 Jun 2019 22:13:09 +0700 From: Phong Tran <tranmanphong@...il.com> To: mark.rutland@....com, kstewart@...uxfoundation.org, songliubraving@...com, andrew@...n.ch, peterz@...radead.org, nsekhar@...com, ast@...nel.org, jolsa@...hat.com, netdev@...r.kernel.org, gerg@...inux.org, lorenzo.pieralisi@....com, will@...nel.org, linux-samsung-soc@...r.kernel.org, daniel@...earbox.net, tranmanphong@...il.com, festevam@...il.com, gregory.clement@...tlin.com, allison@...utok.net, linux@...linux.org.uk, krzk@...nel.org, haojian.zhuang@...il.com, bgolaszewski@...libre.com, tony@...mide.com, mingo@...hat.com, linux-imx@....com, yhs@...com, sebastian.hesselbarth@...il.com, illusionist.neo@...il.com, jason@...edaemon.net, liviu.dudau@....com, s.hauer@...gutronix.de, acme@...nel.org, lkundrak@...sk, robert.jarzmik@...e.fr, dmg@...ingmachine.org, swinslow@...il.com, namhyung@...nel.org, tglx@...utronix.de, linux-omap@...r.kernel.org, alexander.sverdlin@...il.com, linux-arm-kernel@...ts.infradead.org, info@...ux.net, gregkh@...uxfoundation.org, linux-kernel@...r.kernel.org, alexander.shishkin@...ux.intel.com, hsweeten@...ionengravers.com, kgene@...nel.org, kernel@...gutronix.de, sudeep.holla@....com, bpf@...r.kernel.org, shawnguo@...nel.org, kafai@...com, daniel@...que.org Subject: [PATCH 11/15] ARM: pxa: cleanup cppcheck shifting errors [arch/arm/mach-pxa/irq.c:117]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour [arch/arm/mach-pxa/irq.c:131]: (error) Shifting signed 32-bit value by 31 bits is undefined behaviour Signed-off-by: Phong Tran <tranmanphong@...il.com> --- arch/arm/mach-pxa/irq.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/mach-pxa/irq.c b/arch/arm/mach-pxa/irq.c index 74efc3ab595f..2e2afe16069c 100644 --- a/arch/arm/mach-pxa/irq.c +++ b/arch/arm/mach-pxa/irq.c @@ -35,9 +35,9 @@ #define IPR(i) (((i) < 32) ? (0x01c + ((i) << 2)) : \ ((i) < 64) ? (0x0b0 + (((i) - 32) << 2)) : \ (0x144 + (((i) - 64) << 2))) -#define ICHP_VAL_IRQ (1 << 31) +#define ICHP_VAL_IRQ (1U << 31) #define ICHP_IRQ(i) (((i) >> 16) & 0x7fff) -#define IPR_VALID (1 << 31) +#define IPR_VALID (1U << 31) #define MAX_INTERNAL_IRQS 128 -- 2.11.0
Powered by blists - more mailing lists