lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sun, 11 Aug 2019 18:51:08 +0200 From: Andrew Lunn <andrew@...n.ch> To: Marek Behun <marek.behun@....cz> Cc: netdev@...r.kernel.org, Heiner Kallweit <hkallweit1@...il.com>, Sebastian Reichel <sebastian.reichel@...labora.co.uk>, Vivien Didelot <vivien.didelot@...il.com>, Florian Fainelli <f.fainelli@...il.com>, "David S . Miller" <davem@...emloft.net> Subject: Re: [PATCH net-next 1/2] net: dsa: mv88e6xxx: fix RGMII-ID port setup > what if we added a phy_mode member to struct mv88e6xxx_port, and either > set it to PHY_INTERFACE_MODE_NA in mv88e6xxx_setup, or implemented > methods for converting the switch register values to > PHY_INTERFACE_MODE_* values. We should read the switch registers. I think you can set the defaults using strapping pins. And in general, the driver always reads state from the hardware rather than caching it. Andrew
Powered by blists - more mailing lists