[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20190828.130624.876004452510316906.davem@davemloft.net>
Date: Wed, 28 Aug 2019 13:06:24 -0700 (PDT)
From: David Miller <davem@...emloft.net>
To: andrew@...n.ch
Cc: ruxandra.radulescu@....com, netdev@...r.kernel.org,
ioana.ciornei@....com
Subject: Re: [PATCH net-next v2 3/3] dpaa2-eth: Add pause frame support
From: Andrew Lunn <andrew@...n.ch>
Date: Wed, 28 Aug 2019 13:52:50 +0200
>> Clearing the ASYM_PAUSE flag only means we tell the firmware we want
>> both Rx and Tx pause to be enabled in the beginning. User can still set
>> an asymmetric config (i.e. only Rx pause or only Tx pause to be enabled)
>> if needed.
>>
>> The truth table is like this:
>>
>> PAUSE | ASYM_PAUSE | Rx pause | Tx pause
>> ----------------------------------------
>> 0 | 0 | disabled | disabled
>> 0 | 1 | disabled | enabled
>> 1 | 0 | enabled | enabled
>> 1 | 1 | enabled | disabled
>
> Hi Ioana
>
> Ah, that is not intuitive. Please add a comment, and maybe this table
> to the commit message.
Isn't this the same truth table as for the pause bits in the usual MII
registers?
Powered by blists - more mailing lists