[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20191018.125554.337602298468767216.davem@davemloft.net>
Date: Fri, 18 Oct 2019 12:55:54 -0400 (EDT)
From: David Miller <davem@...emloft.net>
To: olteanv@...il.com
Cc: richardcochran@...il.com, andrew@...n.ch, f.fainelli@...il.com,
vivien.didelot@...il.com, jakub.kicinski@...ronome.com,
netdev@...r.kernel.org
Subject: Re: [PATCH v2 net-next] net: dsa: sja1105: Switch to hardware
operations for PTP
From: Vladimir Oltean <olteanv@...il.com>
Date: Wed, 16 Oct 2019 21:41:02 +0300
> Adjusting the hardware clock (PTPCLKVAL, PTPCLKADD, PTPCLKRATE) is a
> requirement for the auxiliary PTP functionality of the switch
> (TTEthernet, PPS input, PPS output).
>
> Therefore we need to switch to using these registers to keep a
> synchronized time in hardware, instead of the timecounter/cyclecounter
> implementation, which is reliant on the free-running PTPTSCLK.
>
> Signed-off-by: Vladimir Oltean <olteanv@...il.com>
Applied, thanks.
Powered by blists - more mailing lists