[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20200216.194141.2250484093817402895.davem@davemloft.net>
Date: Sun, 16 Feb 2020 19:41:41 -0800 (PST)
From: David Miller <davem@...emloft.net>
To: marex@...x.de
Cc: netdev@...r.kernel.org, lukas@...ner.de, ynezz@...e.cz,
yuehaibing@...wei.com
Subject: Re: [PATCH V2 3/3] net: ks8851-ml: Fix 16-bit IO operation
From: Marek Vasut <marex@...x.de>
Date: Sat, 15 Feb 2020 17:54:19 +0100
> The Micrel KSZ8851-16MLLI datasheet DS00002357B page 12 states that
> BE[3:0] signals are active high. This contradicts the measurements
> of the behavior of the actual chip, where these signals behave as
> active low. For example, to read the CIDER register, the bus must
> expose 0xc0c0 during the address phase, which means BE[3:0]=4'b1100.
>
> Signed-off-by: Marek Vasut <marex@...x.de>
Applied.
Powered by blists - more mailing lists