[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200420154252.8000-1-weifeng.voon@intel.com>
Date: Mon, 20 Apr 2020 23:42:51 +0800
From: Voon Weifeng <weifeng.voon@...el.com>
To: "David S . Miller" <davem@...emloft.net>,
Maxime Coquelin <mcoquelin.stm32@...il.com>
Cc: netdev@...r.kernel.org, linux-kernel@...r.kernel.org,
Jose Abreu <joabreu@...opsys.com>,
Giuseppe Cavallaro <peppe.cavallaro@...com>,
Andrew Lunn <andrew@...n.ch>,
Alexandre Torgue <alexandre.torgue@...com>,
Ong Boon Leong <boon.leong.ong@...el.com>,
Voon Weifeng <weifeng.voon@...el.com>
Subject: [net-next,v1, 0/1] Enable SERDES power up/down
This patch is to enable Intel SERDES power up/down sequence. The SERDES
converts 8/10 bits data to SGMII signal.
1.Introduced 2 new BSP callbacks ->serdes_powerup() and ->serdes_powerdown().
2.The 2 new BSP callbacks is called in stmmac_dvr_probe() and
stmmac_resume() for SERDER powerup; stmmac_dvr_remove() and
stmmac_suspend() for SERDES powerdown.
3.Intel platform specific SERDES powerup and powerdown sequence functions
are added in dwmac-intel.c.
4.Since configuring the SERDES is through mdio, mdio communication is
needed to be up before powerup sequence. As for SERDES power-down
sequence, it must be configured after all dma stop and before unregister
the mdio bus.
5.New file dwmac-intel.h is created for register definition.
Voon Weifeng (1):
net: stmmac: Enable SERDES power up/down sequence
.../net/ethernet/stmicro/stmmac/dwmac-intel.c | 189 ++++++++++++++++++
.../net/ethernet/stmicro/stmmac/dwmac-intel.h | 23 +++
.../net/ethernet/stmicro/stmmac/stmmac_main.c | 23 +++
include/linux/stmmac.h | 2 +
4 files changed, 237 insertions(+)
create mode 100644 drivers/net/ethernet/stmicro/stmmac/dwmac-intel.h
--
2.17.1
Powered by blists - more mailing lists