[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20200423.123327.1576380761159091705.davem@davemloft.net>
Date: Thu, 23 Apr 2020 12:33:27 -0700 (PDT)
From: David Miller <davem@...emloft.net>
To: baruch@...s.co.il
Cc: linux@...linux.org.uk, netdev@...r.kernel.org, andrew@...n.ch,
f.fainelli@...il.com, hkallweit1@...il.com
Subject: Re: [PATCH net] net: phy: marvell10g: limit soft reset to 88x3310
From: Baruch Siach <baruch@...s.co.il>
Date: Tue, 21 Apr 2020 12:04:46 +0300
> The MV_V2_PORT_CTRL_SWRST bit in MV_V2_PORT_CTRL is reserved on 88E2110.
> Setting SWRST on 88E2110 breaks packets transfer after interface down/up
> cycle.
>
> Fixes: 8f48c2ac85ed ("net: marvell10g: soft-reset the PHY when coming out of low power")
> Signed-off-by: Baruch Siach <baruch@...s.co.il>
Applied.
Powered by blists - more mailing lists