lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20200525135433.GD752669@lunn.ch>
Date:   Mon, 25 May 2020 15:54:33 +0200
From:   Andrew Lunn <andrew@...n.ch>
To:     fugang.duan@....com
Cc:     martin.fuzzey@...wbird.group, davem@...emloft.net,
        netdev@...r.kernel.org, robh+dt@...nel.org, shawnguo@...nel.org,
        devicetree@...r.kernel.org, kuba@...nel.org
Subject: Re: [PATCH net v2 0/4] net: ethernet: fec: move GPR reigster offset
 and bit into DT

On Mon, May 25, 2020 at 03:09:25PM +0800, fugang.duan@....com wrote:
> From: Fugang Duan <fugang.duan@....com>
> 
> The commit da722186f654 (net: fec: set GPR bit on suspend by DT configuration) set the GPR reigster offset and bit in driver for wol feature.

The cover letter gets committed as the merge commit message. So please
wrap long longs.

> It bring trouble to enable wol feature on imx6sx/imx6ul/imx7d
> platforms that have multiple ethernet instances with different GPR
> bit for stop mode control. So the patch set is to move GPR reigster

register

> offset and bit define into DT, and enable
> imx6q/imx6dl/imx6sx/imx6ul/imx7d stop mode support.


> 
> Currently, below NXP i.MX boards support wol:
> - imx6q/imx6dl sabresd
> - imx6sx sabreauto
> - imx7d sdb
> 
> imx6q/imx6dl sarebsd board dts file miss the property "fsl,magic-packet;", so patch#4 is to add the property for stop mode support.

sabresd?

	Andrew

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ