lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 23 Nov 2020 15:10:49 +0000 From: Russell King - ARM Linux admin <linux@...linux.org.uk> To: stefanc@...vell.com Cc: netdev@...r.kernel.org, thomas.petazzoni@...tlin.com, davem@...emloft.net, nadavh@...vell.com, ymarkman@...vell.com, linux-kernel@...r.kernel.org, kuba@...nel.org, mw@...ihalf.com, antoine.tenart@...tlin.com, andrew@...n.ch Subject: Re: [PATCH v1] net: mvpp2: divide fifo for dts-active ports only Hi, On Mon, Nov 23, 2020 at 04:52:40PM +0200, stefanc@...vell.com wrote: > From: Stefan Chulski <stefanc@...vell.com> > > Tx/Rx FIFO is a HW resource limited by total size, but shared > by all ports of same CP110 and impacting port-performance. > Do not divide the FIFO for ports which are not enabled in DTS, > so active ports could have more FIFO. > > The active port mapping should be done in probe before FIFO-init. It would be nice to know what the effect is from this - is it a small or large boost in performance? What is the effect when the ports on a CP110 are configured for 10G, 1G, and 2.5G in that order, as is the case on the Macchiatobin board? Thanks. -- RMK's Patch system: https://www.armlinux.org.uk/developer/patches/ FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!
Powered by blists - more mailing lists