[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAFBinCDM+bPgwquZAG-H=iMZr4+0rW9CG=WafRys5_HdeBkzjA@mail.gmail.com>
Date: Wed, 30 Dec 2020 01:11:41 +0100
From: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
To: Jakub Kicinski <kuba@...nel.org>
Cc: linux-amlogic@...ts.infradead.org, devicetree@...r.kernel.org,
netdev@...r.kernel.org, davem@...emloft.net, robh+dt@...nel.org,
andrew@...n.ch, f.fainelli@...il.com, jianxin.pan@...ogic.com,
Neil Armstrong <narmstrong@...libre.com>, khilman@...libre.com,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
jbrunet@...libre.com
Subject: Re: [PATCH v3 0/5] dwmac-meson8b: picosecond precision RX delay support
Hi Jakub,
On Mon, Dec 28, 2020 at 9:37 PM Jakub Kicinski <kuba@...nel.org> wrote:
>
> On Thu, 24 Dec 2020 00:29:00 +0100 Martin Blumenstingl wrote:
> > Hello,
> >
> > with the help of Jianxin Pan (many thanks!) the meaning of the "new"
> > PRG_ETH1[19:16] register bits on Amlogic Meson G12A, G12B and SM1 SoCs
> > are finally known. These SoCs allow fine-tuning the RGMII RX delay in
> > 200ps steps (contrary to what I have thought in the past [0] these are
> > not some "calibration" values).
>
> Could you repost in a few days? Net-next is still closed:
sure
I also received a Reviewed-by from Florian on patch #1 so I'll also include that
Best regards,
Martin
Powered by blists - more mailing lists