lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Sun, 17 Jan 2021 03:00:08 +0000
From:   patchwork-bot+netdevbpf@...nel.org
To:     Raju Rangoju <rajur@...lsio.com>
Cc:     netdev@...r.kernel.org, davem@...emloft.net
Subject: Re: [PATCH net-next] cxgb4: enable interrupt based Tx completions for T5

Hello:

This patch was applied to netdev/net-next.git (refs/heads/master):

On Fri, 15 Jan 2021 15:50:59 +0530 you wrote:
> Enable interrupt based Tx completions to improve latency for T5.
> The consumer index (CIDX) will now come via interrupts so that Tx
> SKBs can be freed up sooner in Rx path. Also, enforce CIDX flush
> threshold override (CIDXFTHRESHO) to improve latency for slow
> traffic. This ensures that the interrupt is generated immediately
> whenever hardware catches up with driver (i.e. CIDX == PIDX is
> reached), which is often the case for slow traffic.
> 
> [...]

Here is the summary with links:
  - [net-next] cxgb4: enable interrupt based Tx completions for T5
    https://git.kernel.org/netdev/net-next/c/b660bccbc345

You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html


Powered by blists - more mailing lists