[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210212105303.5c653799@kicinski-fedora-pc1c0hjn.dhcp.thefacebook.com>
Date: Fri, 12 Feb 2021 10:53:03 -0800
From: Jakub Kicinski <kuba@...nel.org>
To: Bjarni Jonasson <bjarni.jonasson@...rochip.com>
Cc: Andrew Lunn <andrew@...n.ch>,
Heiner Kallweit <hkallweit1@...il.com>,
Russell King <linux@...linux.org.uk>,
"David S. Miller" <davem@...emloft.net>,
Antoine Tenart <atenart@...nel.org>,
Florian Fainelli <f.fainelli@...il.com>,
"Vladimir Oltean" <vladimir.oltean@....com>,
Ioana Ciornei <ioana.ciornei@....com>,
<netdev@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
Steen Hegelund <steen.hegelund@...rochip.com>
Subject: Re: [PATCH net v1 1/3] net: phy: mscc: adding LCPLL reset to
VSC8514
On Fri, 12 Feb 2021 15:06:41 +0100 Bjarni Jonasson wrote:
> At Power-On Reset, transients may cause the LCPLL to lock onto a
> clock that is momentarily unstable. This is normally seen in QSGMII
> setups where the higher speed 6G SerDes is being used.
> This patch adds an initial LCPLL Reset to the PHY (first instance)
> to avoid this issue.
>
> Signed-off-by: Steen Hegelund <steen.hegelund@...rochip.com>
> Signed-off-by: Bjarni Jonasson <bjarni.jonasson@...rochip.com>
> Fixes: e4f9ba642f0b ("net: phy: mscc: add support for VSC8514 PHY.")
Please make sure each commit builds cleanly with W=1 C=1.
This one appears to not build at all?
Powered by blists - more mailing lists