lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210421092302.22402-1-schalla@marvell.com>
Date:   Wed, 21 Apr 2021 14:52:59 +0530
From:   Srujana Challa <schalla@...vell.com>
To:     <netdev@...r.kernel.org>
CC:     <davem@...emloft.net>, <kuba@...nel.org>, <sgoutham@...vell.com>,
        <lcherian@...vell.com>, <sbhatta@...vell.com>,
        <hkelam@...vell.com>, <gakula@...vell.com>, <jerinj@...vell.com>,
        <pathreya@...vell.com>, "Srujana Challa" <schalla@...vell.com>
Subject: [PATCH v2 net-next 0/3] Add support for CN10K CPT block

OcteonTX3 (CN10K) silicon is a Marvell next-gen silicon. CN10K CPT
introduces new features like reassembly support and some feature
enhancements.
This patchset adds new mailbox messages and some minor changes to
existing mailbox messages to support CN10K CPT.

v1-v2
Fixed sparse warnings.

Srujana Challa (3):
  octeontx2-af: cn10k: Mailbox changes for CN10K CPT
  octeontx2-af: cn10k: Add mailbox to configure reassembly timeout
  octeontx2-af: Add mailbox for CPT stats

 .../net/ethernet/marvell/octeontx2/af/mbox.h  |  61 ++++++
 .../ethernet/marvell/octeontx2/af/rvu_cpt.c   | 192 +++++++++++++++++-
 .../ethernet/marvell/octeontx2/af/rvu_reg.h   |  21 ++
 3 files changed, 266 insertions(+), 8 deletions(-)

-- 
2.25.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ