netdev - Re: [PATCH v3] net: phy: add Maxlinear GPY115/21x/24x driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <2b9945f9-16a4-bda5-40df-d79089be3c12@maxlinear.com>
Date:   Sat, 5 Jun 2021 03:35:07 +0000
From:   Liang Xu <lxu@...linear.com>
To:     Andrew Lunn <andrew@...n.ch>
CC:     Florian Fainelli <f.fainelli@...il.com>,
        "hkallweit1@...il.com" <hkallweit1@...il.com>,
        "netdev@...r.kernel.org" <netdev@...r.kernel.org>,
        "davem@...emloft.net" <davem@...emloft.net>,
        "kuba@...nel.org" <kuba@...nel.org>,
        "vee.khee.wong@...ux.intel.com" <vee.khee.wong@...ux.intel.com>,
        "linux@...linux.org.uk" <linux@...linux.org.uk>,
        Hauke Mehrtens <hmehrtens@...linear.com>,
        Thomas Mohren <tmohren@...linear.com>
Subject: Re: [PATCH v3] net: phy: add Maxlinear GPY115/21x/24x driver

On 5/6/2021 4:10 am, Andrew Lunn wrote:
> This email was sent from outside of MaxLinear.
>
>
>>>> +static int gpy_read_abilities(struct phy_device *phydev)
>>>> +{
>>>> + int ret;
>>>> +
>>>> + ret = genphy_read_abilities(phydev);
>>>> + if (ret < 0)
>>>> + return ret;
>>>> +
>>>> + /* Detect 2.5G/5G support. */
>>>> + ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_STAT2);
>>>> + if (ret < 0)
>>>> + return ret;
>>>> + if (!(ret & MDIO_PMA_STAT2_EXTABLE))
>>>> + return 0;
>>>> +
>>>> + ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_EXTABLE);
>>>> + if (ret < 0)
>>>> + return ret;
>>>> + if (!(ret & MDIO_PMA_EXTABLE_NBT))
>>>> + return 0;
>>>> +
>>>> + ret = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_NG_EXTABLE);
>>>> + if (ret < 0)
>>>> + return ret;
>>>> +
>>>> + linkmode_mod_bit(ETHTOOL_LINK_MODE_2500baseT_Full_BIT,
>>>> + phydev->supported,
>>>> + ret & MDIO_PMA_NG_EXTABLE_2_5GBT);
>>>> +
>>>> + linkmode_mod_bit(ETHTOOL_LINK_MODE_5000baseT_Full_BIT,
>>>> + phydev->supported,
>>>> + ret & MDIO_PMA_NG_EXTABLE_5GBT);
>>> This does not access vendor specific registers, should not this be part
>>> of the standard genphy_read_abilities() or moved to a helper?
>>>
>> genphy_read_abilities does not cover 2.5G.
>>
>> genphy_c45_pma_read_abilities checks C45 ids and this check fail if
>> is_c45 is not set.
> You appear to of ignored my comment about this. Please add the helper
> to the core as i suggested, and then use
> genphy_c45_pma_read_abilities().
>
>          Andrew
>
I'm new to upstream and do not know the process to change code in core.

Should I add the support function in same patch?