lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 9 Jul 2021 09:31:34 +0200
From:   Arnd Bergmann <arnd@...nel.org>
To:     Nikolai Zhubr <zhubr.2@...il.com>
Cc:     "Maciej W. Rozycki" <macro@...am.me.uk>,
        Thomas Gleixner <tglx@...utronix.de>,
        Heiner Kallweit <hkallweit1@...il.com>,
        netdev <netdev@...r.kernel.org>,
        "the arch/x86 maintainers" <x86@...nel.org>,
        Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
        "H. Peter Anvin" <hpa@...or.com>
Subject: Re: Realtek 8139 problem on 486.

On Thu, Jul 8, 2021 at 9:21 PM Nikolai Zhubr <zhubr.2@...il.com> wrote:
>
> Hello Arnd,
>
> 03.07.2021 12:10, Arnd Bergmann:
> > The simplest workaround would be to just move the
> > "spin_lock_irqsave(&tp->lock, flags);" a few lines down, below the rx
> > processing. This keeps the locking rules exactly how they were before
>
> Indeed, moving spin_lock_irqsave below rtl8139_rx eliminated the warn_on
> message apparently, here is a new log:
>
> https://pastebin.com/dVFNVEu4
>
> and here is my resulting diff:
>
> https://pastebin.com/CzNzsUPu

Ok, great, the patch looks good to me, and I think we should just
merge that, in addition to Maciej's bugfix for the platform.

> My usual tests run fine. However I still see 2 issues:
>
> 1. I do not understand all this locking thing enough to do a good
> cleanup myself, and it looks like it needs one;

A lot of drivers need one. With your latest patch, I'm confident enough
that it's not getting worse here and given the age of this device I don't
think the cleanup is required. It's probably possible to squeeze out a
little more performance from this device on SMP systems by
improving it, but this would still be hopeless to compete against a
$5 gigabit ethernet card.

> 2. It looks like in case of incorrect (edge) triggering mode, the "poll
> approach" with no loop added in the poll function would still allow a
> race window, as explained in following outline (from some previous mails):
>
> 22.06.2021 14:12, David Laight:
>  > Typically you need to:
>  > 1) stop the chip driving IRQ low.
>  > 2) process all the completed RX and TX entries.
>  > 3) clear the chip's interrupt pending bits (often write to clear).
>  > 4) check for completed RX/TX entries, back to 2 if found.
>  > 5) enable driving IRQ.
>  >
>  > The loop (4) is needed because of the timing window between
>  > (2) and (3).
>  > You can swap (2) and (3) over - but then you get an additional
>  > interrupt if packets arrive during processing - which is common.
>
> So in terms of such outline, the "poll approach" now implements 1, 2, 3,
> 5 but still misses 4, and my understanding is that it is therefore still
> not a complete solution for the broken triggering case (Although
> practically, the time window might be too small for the race effect to
> be ever observable) From my previous testing I know that such a loop
> does not affect the perfomance too much anyway, so it seems quite safe
> to add it. Maybe I've missunderstood something though.

The latest version of your patch already does what David explained as
the alternative: the 'ack'  (step 3) happens before processing the interrupts
(2), so you don't need step 4 for correctness. You had that in the previous
version of the patch that had the loop, and since you have experimentally
shown that it makes no significant difference to performance, I'd rather
leave it out for simplicity.

If another event becomes pending after the Ack but before the
napi_complete_done(), then we get an interrupt and call napi_schedule()
again.

For some reason, the TxErr bit is only cleared after tx processing, so
we could miss an error event, but that seems fine as the tx errors are
not handled in any way other than counting them, which is already
unreliable if multiple transmits fail before the interrupt comes.

       Arnd

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ