lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 2 Aug 2021 15:39:25 +0200 From: Andrew Lunn <andrew@...n.ch> To: luoj@...eaurora.org Cc: Rob Herring <robh+dt@...nel.org>, Heiner Kallweit <hkallweit1@...il.com>, David Miller <davem@...emloft.net>, Jakub Kicinski <kuba@...nel.org>, Philipp Zabel <p.zabel@...gutronix.de>, "Gross, Andy" <agross@...nel.org>, Bjorn Andersson <bjorn.andersson@...aro.org>, Robert Marko <robert.marko@...tura.hr>, netdev <netdev@...r.kernel.org>, linux-kernel@...r.kernel.org, linux-arm-msm <linux-arm-msm@...r.kernel.org>, devicetree@...r.kernel.org, Sricharan <sricharan@...eaurora.org> Subject: Re: [PATCH 3/3] dt-bindings: net: rename Qualcomm IPQ MDIO bindings > > since the phylib code can't satisfy resetting PHY in IPQ chipset, phylib > > resets phy by > > configuring GPIO output value to 1, then to 0. however the PHY reset in > > IPQ chipset need > > to configuring GPIO output value to 0, then to 1 for the PHY reset, so i > > put the phy-reset-gpios here. Look at the active low DT property of a GPIO. Andrew
Powered by blists - more mailing lists