[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YV73/9WkMNMHpRcR@Ansuel-xps.localdomain>
Date:   Thu, 7 Oct 2021 15:37:03 +0200
From:   Ansuel Smith <ansuelsmth@...il.com>
To:     Andrew Lunn <andrew@...n.ch>
Cc:     Vivien Didelot <vivien.didelot@...il.com>,
        Florian Fainelli <f.fainelli@...il.com>,
        Vladimir Oltean <olteanv@...il.com>,
        "David S. Miller" <davem@...emloft.net>,
        Jakub Kicinski <kuba@...nel.org>,
        Rob Herring <robh+dt@...nel.org>,
        Heiner Kallweit <hkallweit1@...il.com>,
        Russell King <linux@...linux.org.uk>, netdev@...r.kernel.org,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [net-next PATCH 11/13] devicetree: net: dsa: qca8k: Document
 qca,sgmii-enable-pll
On Thu, Oct 07, 2021 at 02:31:37AM +0200, Andrew Lunn wrote:
> > +- qca,sgmii-enable-pll  : For SGMII CPU port, explicitly enable PLL, TX and RX
> > +                          chain along with Signal Detection.
> 
> Continuing on with the comment in the previous post. You might want to
> give a hit when this is needed.
> 
>      Andrew
Ok I can put here all the finding with the common configuration found
with qca8327 and qca8337 so someone can try to guess the correct value.
-- 
	Ansuel
Powered by blists - more mailing lists
 
