lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 31 Mar 2022 03:58:38 +0100 From: Duke Abbaddon <duke.abbaddon@...il.com> To: yan@...land.edu Subject: RISCV: implement cache-management : RISC Instructions : What do they all mean ? Todays manuel BLTU : https://passlab.github.io/CSE564/notes/lecture08_RISCV_Impl.pdf RISC Instructions : What do they all mean ? Todays manuel BLTU signed magnitude (BLT/BGE) or unsigned magnitude (BLTU/ BGEU) • 12-bit immediate encodes branch target address as a signed offset from PC, in units of 16-bits (i.e., shiR leR by 1 then add to https://passlab.github.io/CSE564/notes/lecture08_RISCV_Impl.pdf #CryptoFASTintFL Polynomial ROOFLINING : In terms of Entropy pool Int & Timer collections Polynomial is a Cryptologic_Functiontion & should be A : Rooflined B : Streamlined & C : In Crypto_hash_function.h https://lkml.org/lkml/2022/3/30/1313 https://lkml.org/lkml/2022/3/30/1565 Rupert S ***** Polynomial ROOFLINING : #CryptoFASTintFL In terms of Entropy pool Int & Timer collections Polynomial is a Cryptologic_Functiontion & should be A : Rooflined B : Streamlined & C : In Crypto_hash_function.h https://lkml.org/lkml/2022/3/30/1313 **Reference** Multi Bit load operations for bitmap,Texture & Other tasks +ON+HighLowOP (c)RS May take higher or lower bit depth & precisions: Rupert S 2021 MultiBit Serial & Parallel execution conversion inline of N*Bit -+ 2 16 Bit loads is 32Bit but takes 2 cycles... 16 Bit loads with 32 Bit Stores & Math unit: Operation 1 16Bit , 16Bit , 16Bit , 16Bit Operation \ / \ / Inline Store 32Bit Store 32Bit Store 64Bit Store \ / 32Bit ADD/DIV x 2 or 64Bit ADD/DIV x1 Operation 2 32Bit ADD/DIV x 2 or 64Bit ADD/DIV x1 \ / 4x 16Bit Store 4 x 16Bit Operation MultiBit Serial & Parallel execution conversion inline of N*Bit -+ In the case of ADD -+ Signed for example:(c)RS Plus & - Lines ADD or Subtract (Signed, Bit Depth Irrelevant) Multiples of 16Bit works in place of 32Bit or 64Bit V1: 16Bit Values composing a total 128Bit number V2: 16Bit Values composing a total 128Bit number - (Value less than V1) V3: Result NBit: Bit Depth 4x16Bit operations in the same cycle > If Value = 16Bit = Store If Value = V3=Bit = Store * NBit Stored 128Bit RAM or if remainder = less > 4x16Bit -1-1-1 ; 16Bit Value Store * *RAND OP Ubuntu https://pollinate.n-helix.com/ (Rn1 *<>/ Rn2 *<>/ Rn3) -+ VAR(+-) Var = Rn1 +- Rn8 (Rn5 *<>/ Rn6 *<>/ Rn7) 4 Samples over N * Sample 1 to 4 Input into pool 1 Low half -+ Input into pool 1 High half -+ *RAND OP Recycle It * (c)RS https://bit.ly/DJ_EQ
Powered by blists - more mailing lists