lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 4 Apr 2022 13:08:46 -0500 From: Rob Herring <robh@...nel.org> To: Andy Chiu <andy.chiu@...ive.com> Cc: netdev@...r.kernel.org, pabeni@...hat.com, robert.hancock@...ian.com, davem@...emloft.net, robh+dt@...nel.org, devicetree@...r.kernel.org, linux@...linux.org.uk, kuba@...nel.org, michal.simek@...inx.com, radhey.shyam.pandey@...inx.com, Greentime Hu <greentime.hu@...ive.com>, andrew@...n.ch Subject: Re: [PATCH v7 net 3/4] dt-bindings: net: add pcs-handle attribute On Tue, 29 Mar 2022 10:49:20 +0800, Andy Chiu wrote: > Document the new pcs-handle attribute to support connecting to an > external PHY. For Xilinx's AXI Ethernet, this is used when the core > operates in SGMII or 1000Base-X modes and links through the internal > PCS/PMA PHY. > > Signed-off-by: Andy Chiu <andy.chiu@...ive.com> > Reviewed-by: Greentime Hu <greentime.hu@...ive.com> > --- > .../devicetree/bindings/net/ethernet-controller.yaml | 6 ++++++ > Documentation/devicetree/bindings/net/xilinx_axienet.txt | 8 +++++++- > 2 files changed, 13 insertions(+), 1 deletion(-) > Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists