[<prev] [next>] [day] [month] [year] [list]
Message-ID: <CAHpNFcPWphMzXVYiPtkyUVBUQKWUc_cW4NkG4k4xeiGbUYBHhA@mail.gmail.com>
Date: Tue, 5 Apr 2022 00:43:24 +0100
From: Duke Abbaddon <duke.abbaddon@...il.com>
To: torvalds@...ux-foundation.org
Subject: Parallax Cryptographic Processing Unit: RS AES-CCM & AES-GCM & Other
Cypher Modulus + CCM & GCM can be accelerated with a joint AES Crypto module
: Modulus Dual Encrypt & Decrypt package : Processor feature
Duke Abbaddon <duke.abbaddon@...il.com>
Mon, Apr 4, 10:41 AM (13 hours ago)
to torvalds, bcc: heiko, bcc: guoren, bcc: atish.patra, bcc: hch, bcc:
Anup, bcc: :, bcc: Dennis, bcc: ebiggers@...nel.org, bcc: Emil, bcc:
jarkko@...nel.org, bcc: Jonathan, bcc: keyrings@...r.kernel.org, bcc:
kvalo@...nel.org, bcc: linux-crypto@...r.kernel.org, bcc:
linux-iio@...r.kernel.org, bcc: linux-integrity@...r.kernel.org, bcc:
linux-kernel@...r.kernel.org, bcc: linux-mips@...r.kernel.org, bcc:
linux-security-module@...r.kernel.org, bcc:
linux-wireless@...r.kernel.org, bcc: luto@...nel.org, bcc: Nathan,
bcc: netdev@...r.kernel.org, bcc: sultan@...neltoast.com, bcc:
ak@...ux.intel.com, bcc: Andrew, bcc: Andy, bcc:
development@...ux.org, bcc: feedback@...ux.org, bcc:
geert@...ux-m68k.org, bcc: Greg, bcc: hostmaster+ntp@...ux-ia64.org,
bcc: jejb@...ux.ibm.com, bcc: kirill.shutemov@...ux.intel.com, bcc:
linus@...ux.org, bcc: linux-m68k@...ts.linux-m68k.org, bcc:
linux-riscv@...ts.infradead.org, bcc: linux@...inikbrodowski.net, bcc:
MichaĆ, bcc: press@...ux.org, bcc: Rasmus, bcc:
sathyanarayanan.kuppuswamy@...ux.intel.com, bcc: security@...ux.org,
bcc: support@...ux.org, bcc: torvalds@...ux-foundation.org, bcc:
webmaster@...ux.org, bcc: zohar@...ux.ibm.com, bcc:
info@...licensing.com, bcc: corpcomm@...lcomm.com, bcc:
rukikaire@...org, bcc: virt-owner@...ts.fedoraproject.org, bcc:
martin@...ongswan.org, bcc: security@...rosoft.com, bcc:
sotonino@...org, bcc: security@...ntu.com, bcc:
opencode@...rosoft.com, bcc: moses.osani@...org, bcc:
webmaster@...ystation.com, bcc: webmaster@...zon.com, bcc:
Corporate.Secretary@....com, bcc: haqf@...org, bcc:
Copyright_Agent@....sony.com, bcc: tremblay@...org, bcc:
webmaster@...y.com, bcc: dujarric@...org, bcc: consul@...mofa.go.jp,
bcc: press@...sony.com, bcc: agriculture@...emb.org.uk, bcc:
suzuki.poulose@....com, bcc: grovesn@...org, bcc: kaneko@...org, bcc:
media.help@...le.com, bcc: security@...s.com, bcc:
visa@...ptconsulate.co.uk, bcc: help.redhat.com, bcc:
cirrus_logic@...tocs.co.jp, bcc: customercare@...itech.com, bcc: Logi,
bcc: logitech@...erpr.com, bcc: logitech@...tigo6.nl, bcc:
logitech@...lcom.fr, bcc: mediarelations@...itech.com, bcc:
morchard@...ttlogic.co.uk, bcc: samasaki@...itech.com, bcc:
slan@...itech.com, bcc: support@...itech.com, bcc: pctech@...ltek.com,
bcc: press@...gle.com, bcc: Nintendo, bcc: tech.support@....com, bcc:
Nvidia, bcc: security@...el.com, bcc: saporit@...ibm.com, bcc:
Gabriel.Kerneis@....gouv.fr, bcc: hughsient@...il.com, bcc:
ksuzuki@...yphony.co.jp, bcc: uchimura@...yphony.co.jp, bcc:
mario.limonciello@....com, bcc: thomas.lendacky@....com, bcc:
john.allen@....com, bcc: herbert@...dor.apana.org.au
Modulus Dual Encrypt & Decrypt package : Processor feature (c)RS
AES-CCM & AES-GCM & Other Cypher Modulus + CCM & GCM can be
accelerated with a joint AES Crypto module,
Processor feature & package : Module list:
2 Decryption pipelines working in parallel,
With a Shared cache & RAM Module
Modulus & Semi-parallel modulating decryption & Encryption combined
with Encapsulation Cypher IP Protocol packet
Parallax Cryptographic Processing Unit: RS
The capacity To Multiply decryption on specific hardware in situations
such as lower Bit precision is to be implemented as follows:
On AES-NI & ARM Cryptographic processors; In particular PPS(ARM+) & SiMD ..
The capacity to exploit the fact that the nonce is 16Bit to 64Bit &
full float upto 128Bit for legal decryption (client) means there is a
simple method to use:
In situations that a AES-NI & ARM Cryptographic unit can process 2
threads on a 256Bit Function we can do both the main 128Bit/192Bit &
the nonce 16Bit to 64Bit & Enable a single instruction Roll to
Synchronise both The main HASH & Nonce.
AES & Crypto hardware can utilise the CPU/GPU/Processor FPU & SiMD to
decrypt the nonce (smaller so fast) & in the same 8bto to 64Bits of
code; Inline & parallax the cryptographic function.
With a 256Bit AES-NI & Cryptographic unit : Parallel Decryption &
Return Encryption by using 2x 128Bit & a Processor Enciphered Nonce.
(c)Rupert S
*reference* https://bit.ly/VESA_BT
Performance Comparison of AES-CCM and AES-GCM Authenticated Encryption Modes
http://worldcomp-proceedings.com/proc/p2016/SAM9746.pdf
Basic comparison of Modes for Authenticated-Encryption -IAPM, XCBC,
OCB, CCM, EAX, CWC, GCM, PCFB, CS
https://www.fi.muni.cz/~xsvenda/docs/AE_comparison_ipics04.pdf
*****
ICE-SSRTP GEA Replacement 2022 + (c)RS
"GEA-1 and GEA-2, which are very similar (GEA-2 is just an extension
of GEA-1 with a higher amount of processing, and apparently not
weakened) are bit-oriented stream ciphers."
GEA-2 > GEA-3 is therefor 64Bit Safe (Mobile calls) & 128Bit Safe
(Reasonable security)
SHA2, SHA3therefor 128Bit Safe (Reasonable security Mobile) ++
AES & PolyChaCha both provide a premise of 128Bit++
So by reason alone GEA has a place in our hearts.
*
ICE-SSRTP GEA Replacement 2022 + (c)RS
IiCE-SSR for digital channel infrastructure can help heal GPRS+ 3G+ 4G+ 5G+
Time NTP Protocols : is usable in 2G+ <> 5G+LTE Network SIM
ICE-SSRTP Encryption AES,Blake2, Poly ChaCha, SM4, SHA2, SHA3, GEA-1 and GEA-2
'Ideal for USB Dongle & Radio' in Rust RS ' Ideal for Quality TPM
Implementation'
"GEA-1 and GEA-2, which are very similar (GEA-2 is just an extension
of GEA-1 with a higher amount of processing, and apparently not
weakened) are bit-oriented stream ciphers."
IiCE-SSRTP : Interleaved Inverted Signal Send & Receive Time Crystal Protocol
Interleaved signals help Isolate noise from a Signal Send & Receive ...
Overlapping inverted waves are a profile for complex audio & FFT is the result.
Interleaved, Inverted & Compressed & a simple encryption?
*
Time differentiated : Interleave, Inversion & differentiating Elliptic curve.
We will be able to know and test the Cypher : PRINCIPLE OF INTENT TO TRUST
We know of a cypher but : (Principle RS)
We blend the cypher..
Interleaved pages of a cypher obfuscate : PAL CScam does this
Timed : Theoretically unique to you in principle for imprecision, But
we cannot really have imprecise in Crypto!
But we can have a set time & in effect Elliptic curve a transient variable T,
With this, Interleave the resulting pages (RAM Buffer Concept)
Invert them over Time Var = T
We can do all & principally this is relatively simple.
(c)RS
*
Modulus Dual Encrypt & Decrypt package : Processor feature (c)RS
AES-CCM & AES-GCM & Other Cypher Modulus + CCM & GCM can be
accelerated with a joint AES Crypto module,
Processor feature & package : Module list:
2 Decryption pipelines working in parallel,
With a Shared cache & RAM Module
Modulus & Semi-parallel modulating decryption & Encryption combined
with Encapsulation Cypher IP Protocol packet
Parallax Cryptographic Processing Unit: RS
The capacity To Multiply decryption on specific hardware in situations
such as lower Bit precision is to be implemented as follows:
On AES-NI & ARM Cryptographic processors; In particular PSP+PPS(ARM+) & SiMD ..
The capacity to exploit the fact that the nonce is 16Bit to 64Bit &
full float upto 128Bit for legal decryption (client) means there is a
simple method to use:
In situations that a AES-NI & ARM Cryptographic unit can process 2
threads on a 256Bit Function we can do both the main 128Bit/192Bit &
the nonce 16Bit to 64Bit & Enable a single instruction Roll to
Synchronise both The main HASH & Nonce.
AES & Crypto hardware can utilise the CPU/GPU/Processor FPU & SiMD to
decrypt the nonce (smaller so fast) & in the same 8bto to 64Bits of
code; Inline & parallax the cryptographic function.
With a 256Bit AES-NI & Cryptographic unit : Parallel Decryption &
Return Encryption by using 2x 128Bit & a Processor Enciphered Nonce.
(c)Rupert S
*reference*
Performance Comparison of AES-CCM and AES-GCM Authenticated Encryption Modes
http://worldcomp-proceedings.com/proc/p2016/SAM9746.pdf
Basic comparison of Modes for Authenticated-Encryption -IAPM, XCBC,
OCB, CCM, EAX, CWC, GCM, PCFB, CS
https://www.fi.muni.cz/~xsvenda/docs/AE_comparison_ipics04.pdf
*
Example of use:
Nostalgic TriBand : Independence RADIO : Send : Receive :Rebel-you trade marker
Nostalgic TriBand 5hz banding 2 to 5 bands, Close proximity..
Interleaved channel BAND.
Microchip clock and 50Mhz Risc Rio processor : 8Bit : 16Bit : 18Bit
Coprocessor digital channel selector &
channel Key selection based on unique..
Crystal time Quartz with Synced Tick (Regulated & modular)
All digital interface and resistor ring channel & sync selector with
micro band tuning firmware.
(c)Rupert S
*
Good for cables ? and noise ?
Presenting : IiCE-SSR for digital channel infrastructure & cables
<Yes Even The Internet &+ Ethernet 5 Band>
So the question of interleaved Bands & or signal inversion is a simple
question but we have,
SSD & HDD Cables & does signal inversion help us? Do interleaving bands help us?
In Audio inversion would be a strange way to hear! but the inversion
does help alleviate ...
Transistor emission fatigue...
IiCE-SSRTP : Interleaved Inverted Signal Send & Receive Time Crystal Protocol
Interleaved signals help Isolate noise from a Signal Send & Receive ...
Overlapping inverted waves are a profile for complex audio & FFT is the result.
Interleaved, Inverted & Compressed & a simple encryption?
Good for cables ? and noise ?
Presenting : IiCE for digital channel infrastructure & cables <Yes
Even The Internet &+ Ethernet 5 Band>
(c) Rupert S
https://science.n-helix.com/2018/12/rng.html
https://science.n-helix.com/2022/02/rdseed.html
https://science.n-helix.com/2017/04/rng-and-random-web.html
https://science.n-helix.com/2022/02/interrupt-entropy.html
https://science.n-helix.com/2021/11/monticarlo-workload-selector.html
https://science.n-helix.com/2022/03/security-aspect-leaf-hash-identifiers.html
Audio, Visual & Bluetooth & Headset & mobile developments only go so far:
https://science.n-helix.com/2022/02/visual-acuity-of-eye-replacements.html
https://science.n-helix.com/2022/03/ice-ssrtp.html
https://science.n-helix.com/2021/11/ihmtes.html
https://science.n-helix.com/2021/10/eccd-vr-3datmos-enhanced-codec.html
https://science.n-helix.com/2021/11/wave-focus-anc.html
https://science.n-helix.com/2021/12/3d-audio-plugin.html
Integral to Telecoms Security TRNG
*RAND OP Ubuntu :
https://manpages.ubuntu.com/manpages/trusty/man1/pollinate.1.html
https://pollinate.n-helix.com
*
***** Dukes Of THRUST ******
Nostalgic TriBand : Independence RADIO : Send : Receive :Rebel-you trade markerz
Nostalgic TriBand 5hz banding 2 to 5 bands, Close proximity..
Interleaved channel BAND.
Microchip clock and 50Mhz Risc Rio processor : 8Bit : 16Bit : 18Bit
Coprocessor digital channel selector &
channel Key selection based on unique..
Crystal time Quartz with Synced Tick (Regulated & modular)
All digital interface and resistor ring channel & sync selector with
micro band tuning firmware.
(c)Rupert S
Dev/Random : Importance
Dev/Random : Importance : Our C/T/RNG Can Help GEA-2 Open Software
implementation of 3 Bits (T/RNG) Not 1 : We need Chaos : GEA-1 and
GEA-2 Implementations we will improve with our /Dev/Random
Our C/T/RNG Can Help GEA-2 Open Software implementation of 3 Bits
(T/RNG) Not 1 : We need Chaos : GEA-1 and GEA-2 Implementations we
will improve with our /Dev/Random
We can improve GPRS 2G to 5G networks still need to save power, GPRS
Doubles a phones capacity to run all day,
Code can and will be improved, Proposals include:
Blake2
ChaCha
SM4
SHA2
SHA3
Elliptic Encipher
AES
Poly ChaCha
Firstly we need a good solid & stable /dev/random
So we can examine the issue with a true SEED!
Rupert S https://science.n-helix.com/2022/02/interrupt-entropy.html
TRNG Samples & Method DRAND Proud!
https://drive.google.com/file/d/1b_Sl1oI7qTlc6__ihLt-N601nyLsY7QU/view?usp=drive_web
https://drive.google.com/file/d/1yi4ERt0xdPc9ooh9vWrPY1LV_eXV-1Wc/view?usp=drive_web
https://drive.google.com/file/d/11dKUNl0ngouSIJzOD92lO546tfGwC0tu/view?usp=drive_web
https://drive.google.com/file/d/10a0E4Gh5S-itzBVh0fOaxS7JS9ru-68T/view?usp=drive_web
https://github.com/P1sec/gea-implementation
Powered by blists - more mailing lists