lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAMuHMdXgZuBjC2URJdjeefacqNwWScf7-+01OCZKP3auaUcjKA@mail.gmail.com> Date: Thu, 21 Apr 2022 11:34:17 +0200 From: Geert Uytterhoeven <geert@...ux-m68k.org> To: Clément Léger <clement.leger@...tlin.com> Cc: Andrew Lunn <andrew@...n.ch>, Vivien Didelot <vivien.didelot@...il.com>, Florian Fainelli <f.fainelli@...il.com>, Vladimir Oltean <olteanv@...il.com>, "David S . Miller" <davem@...emloft.net>, Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>, Rob Herring <robh+dt@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, Geert Uytterhoeven <geert+renesas@...der.be>, Magnus Damm <magnus.damm@...il.com>, Heiner Kallweit <hkallweit1@...il.com>, Russell King <linux@...linux.org.uk>, Thomas Petazzoni <thomas.petazzoni@...tlin.com>, Herve Codina <herve.codina@...tlin.com>, Miquèl Raynal <miquel.raynal@...tlin.com>, Milan Stevanovic <milan.stevanovic@...com>, Jimmy Lalande <jimmy.lalande@...com>, Linux Kernel Mailing List <linux-kernel@...r.kernel.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@...r.kernel.org>, Linux-Renesas <linux-renesas-soc@...r.kernel.org>, netdev <netdev@...r.kernel.org> Subject: Re: [PATCH net-next 11/12] ARM: dts: r9a06g032: describe switch Hi Clément, On Thu, Apr 14, 2022 at 2:25 PM Clément Léger <clement.leger@...tlin.com> wrote: > Add description of the switch that is present on the RZ/N1 SoC. > > Signed-off-by: Clément Léger <clement.leger@...tlin.com> Thanks for your patch! > --- a/arch/arm/boot/dts/r9a06g032.dtsi > +++ b/arch/arm/boot/dts/r9a06g032.dtsi > @@ -250,6 +250,17 @@ mii_conv4: mii-conv@4 { > }; > }; > > + switch: switch@...50000 { > + compatible = "renesas,rzn1-a5psw"; > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0x44050000 0x10000>; > + clocks = <&sysctrl R9A06G032_HCLK_SWITCH>, > + <&sysctrl R9A06G032_CLK_SWITCH>; > + clock-names = "hclk_switch", "clk_switch"; "make dtbs_check": arch/arm/boot/dts/r9a06g032-rzn1d400-db.dtb: switch@...50000: clock-names:0: 'hclk' was expected arch/arm/boot/dts/r9a06g032-rzn1d400-db.dtb: switch@...50000: clock-names:1: 'clk' was expected From schema: Documentation/devicetree/bindings/net/dsa/renesas,rzn1-a5psw.yaml > + status = "disabled"; > + }; > + > gic: interrupt-controller@...01000 { > compatible = "arm,gic-400", "arm,cortex-a7-gic"; > interrupt-controller; Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds
Powered by blists - more mailing lists