[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220425010133.GA4472@hoboy.vegasvil.org>
Date: Sun, 24 Apr 2022 18:01:33 -0700
From: Richard Cochran <richardcochran@...il.com>
To: Jonathan Lemon <jonathan.lemon@...il.com>
Cc: f.fainelli@...il.com, bcm-kernel-feedback-list@...adcom.com,
andrew@...n.ch, hkallweit1@...il.com, linux@...linux.org.uk,
netdev@...r.kernel.org, kernel-team@...com
Subject: Re: [PATCH net-next v1 0/4] Broadcom PTP PHY support
On Sat, Apr 23, 2022 at 07:23:52PM -0700, Jonathan Lemon wrote:
> There are other Broadcom chips which may benefit from using the
> same framework here, although with different register sets.
Based on two examples, the present 542xx and the 541xx (which I am
familiar with), it appears that the registers sets are the same in
gen1, just the base offset is different.
So it would be great to store the base in bcm_ptp_private, adding the
base into each read/write operation.
Thanks,
Richard
Powered by blists - more mailing lists