[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAHNKnsRqaKUJA7mjV5pdnPkCAiqtc3FD7wp29mzD=8zS988KqQ@mail.gmail.com>
Date: Fri, 6 May 2022 16:40:14 +0300
From: Sergey Ryazanov <ryazanov.s.a@...il.com>
To: Ricardo Martinez <ricardo.martinez@...ux.intel.com>
Cc: netdev@...r.kernel.org, linux-wireless@...r.kernel.org,
Jakub Kicinski <kuba@...nel.org>,
David Miller <davem@...emloft.net>,
Johannes Berg <johannes@...solutions.net>,
Loic Poulain <loic.poulain@...aro.org>,
M Chetan Kumar <m.chetan.kumar@...el.com>,
"Devegowda, Chandrashekar" <chandrashekar.devegowda@...el.com>,
Intel Corporation <linuxwwan@...el.com>,
chiranjeevi.rapolu@...ux.intel.com,
Haijun Liu (刘海军)
<haijun.liu@...iatek.com>,
"Hanania, Amir" <amir.hanania@...el.com>,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
"Sharma, Dinesh" <dinesh.sharma@...el.com>,
"Lee, Eliot" <eliot.lee@...el.com>,
"Jarvinen, Ilpo Johannes" <ilpo.johannes.jarvinen@...el.com>,
"Veleta, Moises" <moises.veleta@...el.com>,
"Bossart, Pierre-louis" <pierre-louis.bossart@...el.com>,
"Sethuraman, Muralidharan" <muralidharan.sethuraman@...el.com>,
"Mishra, Soumya Prakash" <Soumya.Prakash.Mishra@...el.com>,
"Kancharla, Sreehari" <sreehari.kancharla@...el.com>,
"Sahu, Madhusmita" <madhusmita.sahu@...el.com>,
Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>
Subject: Re: [PATCH net-next v7 03/14] net: wwan: t7xx: Add control DMA interface
On Fri, May 6, 2022 at 4:16 AM Ricardo Martinez
<ricardo.martinez@...ux.intel.com> wrote:
> Cross Layer DMA (CLDMA) Hardware interface (HIF) enables the control
> path of Host-Modem data transfers. CLDMA HIF layer provides a common
> interface to the Port Layer.
>
> CLDMA manages 8 independent RX/TX physical channels with data flow
> control in HW queues. CLDMA uses ring buffers of General Packet
> Descriptors (GPD) for TX/RX. GPDs can represent multiple or single
> data buffers (DB).
>
> CLDMA HIF initializes GPD rings, registers ISR handlers for CLDMA
> interrupts, and initializes CLDMA HW registers.
>
> CLDMA TX flow:
> 1. Port Layer write
> 2. Get DB address
> 3. Configure GPD
> 4. Triggering processing via HW register write
>
> CLDMA RX flow:
> 1. CLDMA HW sends a RX "done" to host
> 2. Driver starts thread to safely read GPD
> 3. DB is sent to Port layer
> 4. Create a new buffer for GPD ring
>
> Note: This patch does not enable compilation since it has dependencies
> such as t7xx_pcie_mac_clear_int()/t7xx_pcie_mac_set_int() and
> struct t7xx_pci_dev which are added by the core patch.
>
> Signed-off-by: Haijun Liu <haijun.liu@...iatek.com>
> Signed-off-by: Chandrashekar Devegowda <chandrashekar.devegowda@...el.com>
> Co-developed-by: Ricardo Martinez <ricardo.martinez@...ux.intel.com>
> Signed-off-by: Ricardo Martinez <ricardo.martinez@...ux.intel.com>
> Reviewed-by: Loic Poulain <loic.poulain@...aro.org>
> Reviewed-by: Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>
Reviewed-by: Sergey Ryazanov <ryazanov.s.a@...il.com>
Powered by blists - more mailing lists