lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220530125329.30717-3-pmalgujar@marvell.com>
Date:   Mon, 30 May 2022 05:53:27 -0700
From:   Piyush Malgujar <pmalgujar@...vell.com>
To:     <netdev@...r.kernel.org>, <linux-kernel@...r.kernel.org>
CC:     <krzysztof.kozlowski+dt@...aro.org>, <devicetree@...r.kernel.org>,
        <cchavva@...vell.com>, <deppel@...vell.com>,
        Piyush Malgujar <pmalgujar@...vell.com>,
        "David S. Miller" <davem@...emloft.net>,
        "Eric Dumazet" <edumazet@...gle.com>,
        Jakub Kicinski <kuba@...nel.org>,
        Paolo Abeni <pabeni@...hat.com>,
        Rob Herring <robh+dt@...nel.org>, Andrew Lunn <andrew@...n.ch>,
        Heiner Kallweit <hkallweit1@...il.com>,
        Russell King <linux@...linux.org.uk>
Subject: [PATCH v2 2/3] dt-bindings: net: cavium-mdio.txt: add clock-frequency attribute

Add support to configure MDIO clock frequency via DTS

Signed-off-by: Damian Eppel <deppel@...vell.com>
Signed-off-by: Piyush Malgujar <pmalgujar@...vell.com>
---
 Documentation/devicetree/bindings/net/cavium-mdio.txt | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/Documentation/devicetree/bindings/net/cavium-mdio.txt b/Documentation/devicetree/bindings/net/cavium-mdio.txt
index 020df08b8a30f4df80766bb90e100ae6210a777b..638c341966a80823b9eb2f33b947f38110907cc1 100644
--- a/Documentation/devicetree/bindings/net/cavium-mdio.txt
+++ b/Documentation/devicetree/bindings/net/cavium-mdio.txt
@@ -41,6 +41,9 @@ Properties:
 
 - reg: The PCI device and function numbers of the nexus device.
 
+- clock-frequency: MDIO bus clock frequency in Hz. It defaults to 3.125 MHz and
+		   and not to standard 2.5 MHz for Marvell Octeon family.
+
 - #address-cells: Must be <2>.
 
 - #size-cells: Must be <2>.
@@ -64,6 +67,7 @@ Example:
                         #address-cells = <1>;
                         #size-cells = <0>;
                         reg = <0x87e0 0x05003800 0x0 0x30>;
+                        clock-frequency = <3125000>;
 
                         ethernet-phy@0 {
                                 ...
@@ -75,6 +79,7 @@ Example:
                         #address-cells = <1>;
                         #size-cells = <0>;
                         reg = <0x87e0 0x05003880 0x0 0x30>;
+                        clock-frequency = <3125000>;
 
                         ethernet-phy@0 {
                                 ...
-- 
2.17.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ