netdev - Re: [PATCH net-next 16/22] riscv: dts: microchip: add mpfs's CAN controllers

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 27 Jun 2022 07:12:47 +0000
From:   <Conor.Dooley@...rochip.com>
To:     <mkl@...gutronix.de>, <netdev@...r.kernel.org>
CC:     <davem@...emloft.net>, <kuba@...nel.org>,
        <linux-can@...r.kernel.org>, <kernel@...gutronix.de>
Subject: Re: [PATCH net-next 16/22] riscv: dts: microchip: add mpfs's CAN
 controllers

On 25/06/2022 13:03, Marc Kleine-Budde wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> From: Conor Dooley <conor.dooley@...rochip.com>
> 
> PolarFire SoC has a pair of CAN controllers, but as they were
> undocumented there were omitted from the device tree. Add them.
> 
> Link: https://lore.kernel.org/all/20220607065459.2035746-3-conor.dooley@microchip.com
> Signed-off-by: Conor Dooley <conor.dooley@...rochip.com>
> Signed-off-by: Marc Kleine-Budde <mkl@...gutronix.de>

Hey Marc,
Not entirely familiar with the process here.
Do I apply this patch when the rest of the series gets taken,
or will this patch go through the net tree?
Thanks,
Conor.

> ---
>   arch/riscv/boot/dts/microchip/mpfs.dtsi | 18 ++++++++++++++++++
>   1 file changed, 18 insertions(+)
> 
> diff --git a/arch/riscv/boot/dts/microchip/mpfs.dtsi b/arch/riscv/boot/dts/microchip/mpfs.dtsi
> index 8c3259134194..737e0e70c432 100644
> --- a/arch/riscv/boot/dts/microchip/mpfs.dtsi
> +++ b/arch/riscv/boot/dts/microchip/mpfs.dtsi
> @@ -330,6 +330,24 @@ i2c1: i2c@...0b000 {
>                          status = "disabled";
>                  };
> 
> +               can0: can@...0c000 {
> +                       compatible = "microchip,mpfs-can";
> +                       reg = <0x0 0x2010c000 0x0 0x1000>;
> +                       clocks = <&clkcfg CLK_CAN0>;
> +                       interrupt-parent = <&plic>;
> +                       interrupts = <56>;
> +                       status = "disabled";
> +               };
> +
> +               can1: can@...0d000 {
> +                       compatible = "microchip,mpfs-can";
> +                       reg = <0x0 0x2010d000 0x0 0x1000>;
> +                       clocks = <&clkcfg CLK_CAN1>;
> +                       interrupt-parent = <&plic>;
> +                       interrupts = <57>;
> +                       status = "disabled";
> +               };
> +
>                  mac0: ethernet@...10000 {
>                          compatible = "cdns,macb";
>                          reg = <0x0 0x20110000 0x0 0x2000>;
> --
> 2.35.1
> 
>