lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 29 Jun 2022 10:34:28 +0100 From: "Russell King (Oracle)" <linux@...linux.org.uk> To: Marek Behún <kabel@...nel.org> Cc: Andrew Lunn <andrew@...n.ch>, Heiner Kallweit <hkallweit1@...il.com>, Alexandre Belloni <alexandre.belloni@...tlin.com>, Alvin Šipraga <alsi@...g-olufsen.dk>, Claudiu Manoil <claudiu.manoil@....com>, "David S. Miller" <davem@...emloft.net>, DENG Qingfang <dqfext@...il.com>, Eric Dumazet <edumazet@...gle.com>, Florian Fainelli <f.fainelli@...il.com>, George McCollister <george.mccollister@...il.com>, Hauke Mehrtens <hauke@...ke-m.de>, Jakub Kicinski <kuba@...nel.org>, Kurt Kanzenbach <kurt@...utronix.de>, Landen Chao <Landen.Chao@...iatek.com>, Linus Walleij <linus.walleij@...aro.org>, linux-arm-kernel@...ts.infradead.org, linux-mediatek@...ts.infradead.org, Matthias Brugger <matthias.bgg@...il.com>, netdev@...r.kernel.org, Paolo Abeni <pabeni@...hat.com>, Sean Wang <sean.wang@...iatek.com>, UNGLinuxDriver@...rochip.com, Vivien Didelot <vivien.didelot@...il.com>, Vladimir Oltean <olteanv@...il.com>, Woojung Huh <woojung.huh@...rochip.com> Subject: Re: [PATCH RFC net-next 0/4] net: dsa: always use phylink On Wed, Jun 29, 2022 at 11:27:50AM +0200, Marek Behún wrote: > On Wed, 29 Jun 2022 09:18:10 +0200 > Andrew Lunn <andrew@...n.ch> wrote: > > > > I should point out that if a DSA port can be programmed in software to > > > support both SGMII and 1000baseX, this will end up selecting SGMII > > > irrespective of what the hardware was wire-strapped to and how it was > > > initially configured. Do we believe that would be acceptable? > > > > I'm pretty sure the devel b board has 1000BaseX DSA links between its > > two switches. Since both should end up SGMII that should be O.K. > > > > Where we potentially have issues is 1000BaseX to the CPU. This is not > > an issue for the Vybrid based boards, since they are fast Ethernet > > only, but there are some boards with an IMX6 with 1G ethernet. I guess > > they currently use 1000BaseX, and the CPU side of the link probably > > has a fixed-link with phy-mode = 1000BaseX. So we might have an issue > > there. > > If one side of the link (e.g. only the CPU eth interface) has 1000base-x > specified in device-tree explicitly, the code should keep it at > 1000base-x for the DSA CPU port... So does that mean that, if we don't find a phy-mode property in the cpu port node, we should chase the ethernet property and check there? This seems to be adding functionality that wasn't there before. -- RMK's Patch system: https://www.armlinux.org.uk/developer/patches/ FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!
Powered by blists - more mailing lists