lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <7d541e1dfa1e93abf901f96c60be54b01c78371c.camel@toradex.com> Date: Wed, 10 Aug 2022 08:05:45 +0000 From: Marcel Ziswiler <marcel.ziswiler@...adex.com> To: "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>, "netdev@...r.kernel.org" <netdev@...r.kernel.org>, "embed3d@...il.com" <embed3d@...il.com>, "qiangqing.zhang@....com" <qiangqing.zhang@....com> CC: "philipp.rossak@...mulastudent.de" <philipp.rossak@...mulastudent.de>, "guoniu.zhou@....com" <guoniu.zhou@....com>, "aisheng.dong@....com" <aisheng.dong@....com>, "abel.vesa@....com" <abel.vesa@....com>, "andrew@...n.ch" <andrew@...n.ch> Subject: Re: Question: Ethernet Phy issues on Colibri IMX8X (imx8qxp) - kernel 5.19 Sali Philipp On Wed, 2022-08-10 at 00:55 +0200, Philipp Rossak wrote: > Hi, > > I currently have a project with a Toradex Colibri IMX8X SOM board whith > an onboard Micrel KSZ8041NL Ethernet PHY. > > The hardware is described in the devictree properly so I expected that > the onboard Ethernet with the phy is working. > > Currently I'm not able to get the link up. > > I already compared it to the BSP kernel, but I didn't found anything > helpful. The BSP kernel is working. > > Do you know if there is something in the kernel missing and got it running? Yes, you may just revert the following commit babfaa9556d7 ("clk: imx: scu: add more scu clocks") Alternatively, just commenting out the following single line also helps: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/clk/imx/clk-imx8qxp.c?h=v5.19#n172 I just found this out about two weeks ago before I went to vacation and since have to find out with NXP what exactly the idea of this clocking/SCFW stuff is related to our hardware. @NXP: If any of you guys could shed some light that would be much appreciated. Thanks! > Thanks, > Philipp Cheers Marcel
Powered by blists - more mailing lists