lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <87leraj2fx.fsf@nvidia.com> Date: Fri, 26 Aug 2022 20:11:52 +0200 From: Petr Machata <petrm@...dia.com> To: Jakub Kicinski <kuba@...nel.org> CC: Petr Machata <petrm@...dia.com>, <Daniel.Machon@...rochip.com>, <netdev@...r.kernel.org>, <vinicius.gomes@...el.com>, <vladimir.oltean@....com>, <thomas.petazzoni@...tlin.com>, <Allan.Nielsen@...rochip.com>, <maxime.chevallier@...tlin.com>, <roopa@...dia.com> Subject: Re: Basic PCP/DEI-based queue classification Jakub Kicinski <kuba@...nel.org> writes: > For an uneducated maintainer like myself, how do embedded people look > at DCB? Only place I've seen it used is in RDMA clusers. (Not an embedded person, but FWIW our use case for supporting all these prioritizations and buffer assignments in mlxsw is exactly RDMA / RoCE.)
Powered by blists - more mailing lists