[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Y1qGbrPZWNBt/78Z@shell.armlinux.org.uk>
Date: Thu, 27 Oct 2022 14:23:58 +0100
From: "Russell King (Oracle)" <linux@...linux.org.uk>
To: "David S. Miller" <davem@...emloft.net>,
Jakub Kicinski <kuba@...nel.org>,
Frank Wunderlich <frank-w@...lic-files.de>
Cc: Eric Dumazet <edumazet@...gle.com>, Felix Fietkau <nbd@....name>,
John Crispin <john@...ozen.org>,
linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org,
Mark Lee <Mark-MC.Lee@...iatek.com>,
Matthias Brugger <matthias.bgg@...il.com>,
netdev@...r.kernel.org, Paolo Abeni <pabeni@...hat.com>,
Sean Wang <sean.wang@...iatek.com>
Subject: Re: [PATCH net-next 00/11] net: mtk_eth_soc: improve PCS
implementation
On Thu, Oct 27, 2022 at 02:10:11PM +0100, Russell King (Oracle) wrote:
> Hi,
>
> As a result of invesigations from Frank Wunderlich, we know a lot more
> about the Mediatek "SGMII" PCS block, and can implement the PCS support
> correctly. This series achieves that, and Frank has tested the final
> result and reports that it works for him. The series could do with
> further testing by others, but I suspect that is unlikely to happen
> until it is merged based on past performances with this driver.
I forgot to say, many thanks to Frank for his efforts and patience in
testing various patches to discover how this PCS works.
>
> Briefly, the patches in order:
>
> 1. Add a new helper to get the link timer duration in nanoseconds
> 2. Add definitions for the newly discovered registers and updates to
> bit definitions, including bitmasks for the BMCR, BMSR and two
> advertisement registers.
> 3. Remove unnecessary/unused error handling (functions always returning
> zero.)
> 4. Adding the missing pcs_get_state() implementation.
> 5. Converting the code to use regmap_update_bits() rather than
> open-coding read-modify-write sequences.
> 6. Adding out-of-band speed and duplex forcing for all non-inband modes
> not just the 802.3z link modes the code currently does.
> 7. Moving the release of the PHY power down to the main pcs_config()
> function.
> 8. Moving the interface speed selection to the main pcs_config()
> function.
> 9. Adding advertisement programming.
> 10. Adding correct link timer programming using the new helper in the
> first patch.
> 11. Adding support for 802.3z negotiation.
>
> There is one remaining issue - when configuring the PCS for in-band,
> for some reason the AN restart bit is always set. This should not be
> necessary, but requires further investigation with the hardware to
> find out whether it is really necessary. I suspect this was a work
> around for a previous poor implementation.
>
> drivers/net/ethernet/mediatek/mtk_eth_soc.h | 13 ++-
> drivers/net/ethernet/mediatek/mtk_sgmii.c | 174 ++++++++++++++++------------
> include/linux/phylink.h | 24 ++++
> 3 files changed, 134 insertions(+), 77 deletions(-)
>
> --
> RMK's Patch system: https://www.armlinux.org.uk/developer/patches/
> FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!
>
--
RMK's Patch system: https://www.armlinux.org.uk/developer/patches/
FTTP is here! 40Mbps down 10Mbps up. Decent connectivity at last!
Powered by blists - more mailing lists