lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 31 Oct 2022 13:57:37 -0500 From: Rob Herring <robh@...nel.org> To: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org> Cc: Bjorn Andersson <andersson@...nel.org>, Andy Gross <agross@...nel.org>, Konrad Dybcio <konrad.dybcio@...ainline.org>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, "David S. Miller" <davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>, Jakub Kicinski <kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>, Lars Povlsen <lars.povlsen@...rochip.com>, Steen Hegelund <Steen.Hegelund@...rochip.com>, Daniel Machon <daniel.machon@...rochip.com>, UNGLinuxDriver@...rochip.com, Sergey Shtylyov <s.shtylyov@....ru>, Manivannan Sadhasivam <mani@...nel.org>, Srinivas Kandagatla <srinivas.kandagatla@...aro.org>, Jonathan Marek <jonathan@...ek.ca>, Martin Botka <martin.botka@...ainline.org>, Taniya Das <tdas@...eaurora.org>, Christian Marangi <ansuelsmth@...il.com>, Stephan Gerhold <stephan@...hold.net>, Shawn Guo <shawn.guo@...aro.org>, Vinod Koul <vkoul@...nel.org>, krishna Lanka <quic_vamslank@...cinc.com>, Iskren Chernev <iskren.chernev@...il.com>, Del Regno <angelogioacchino.delregno@...ainline.org>, Robert Foss <robert.foss@...aro.org>, Jeffrey Hugo <quic_jhugo@...cinc.com>, Govind Singh <govinds@...eaurora.org>, Loic Poulain <loic.poulain@...aro.org>, Vladimir Zapolskiy <vladimir.zapolskiy@...aro.org>, Dmitry Baryshkov <dmitry.baryshkov@...aro.org>, Oleksij Rempel <linux@...pel-privat.de>, Horatiu Vultur <horatiu.vultur@...rochip.com>, Vladimir Oltean <vladimir.oltean@....com>, Claudiu Manoil <claudiu.manoil@....com>, Alexandre Belloni <alexandre.belloni@...tlin.com>, linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, netdev@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-renesas-soc@...r.kernel.org Subject: Re: [PATCH] dt-bindings: net: constrain number of 'reg' in ethernet ports On Fri, Oct 28, 2022 at 10:03:25AM -0400, Krzysztof Kozlowski wrote: > 'reg' without any constraints allows multiple items which is not the > intention for Ethernet controller's port number. > Shouldn't this constrained by dsa-port.yaml (or the under review ethernet switch schemas that split out the DSA parts)? > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org> > > --- > > Please give it a time for Rob's bot to process this. > --- > Documentation/devicetree/bindings/net/asix,ax88178.yaml | 4 +++- > Documentation/devicetree/bindings/net/microchip,lan95xx.yaml | 4 +++- > .../devicetree/bindings/net/microchip,lan966x-switch.yaml | 4 ++-- > .../devicetree/bindings/net/microchip,sparx5-switch.yaml | 3 ++- > .../devicetree/bindings/net/mscc,vsc7514-switch.yaml | 3 ++- > .../bindings/net/renesas,r8a779f0-ether-switch.yaml | 4 ++-- > 6 files changed, 14 insertions(+), 8 deletions(-)
Powered by blists - more mailing lists