| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 17 Nov 2022 11:47:51 +0800
From: Andy Chiu <andy.chiu@...ive.com>
To: davem@...emloft.net, andrew@...n.ch, kuba@...nel.org,
michal.simek@...inx.com, radhey.shyam.pandey@...inx.com
Cc: netdev@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, robh+dt@...nel.org,
pabeni@...hat.com, edumazet@...gle.com, andy.chiu@...ive.com,
greentime.hu@...ive.com, Rob Herring <robh@...nel.org>
Subject: [PATCH v4 net-next 3/3] dt-bindings: describe the support of "clock-frequency" in mdio
mdio bus frequency can be configured at boottime by a property in DT
now, so add a description to it.
Signed-off-by: Andy Chiu <andy.chiu@...ive.com>
Reviewed-by: Greentime Hu <greentime.hu@...ive.com>
Reviewed-by: Andrew Lunn <andrew@...n.ch>
Acked-by: Rob Herring <robh@...nel.org>
---
Documentation/devicetree/bindings/net/xilinx_axienet.txt | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/net/xilinx_axienet.txt b/Documentation/devicetree/bindings/net/xilinx_axienet.txt
index 1aa4c6006cd0..80e505a2fda1 100644
--- a/Documentation/devicetree/bindings/net/xilinx_axienet.txt
+++ b/Documentation/devicetree/bindings/net/xilinx_axienet.txt
@@ -68,6 +68,8 @@ Optional properties:
- mdio : Child node for MDIO bus. Must be defined if PHY access is
required through the core's MDIO interface (i.e. always,
unless the PHY is accessed through a different bus).
+ Non-standard MDIO bus frequency is supported via
+ "clock-frequency", see mdio.yaml.
- pcs-handle: Phandle to the internal PCS/PMA PHY in SGMII or 1000Base-X
modes, where "pcs-handle" should be used to point
--
2.36.0
Powered by blists - more mailing lists