lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 9 Dec 2022 16:10:20 -0800 From: Florian Fainelli <f.fainelli@...il.com> To: Arun Ramadoss <arun.ramadoss@...rochip.com>, linux-kernel@...r.kernel.org, netdev@...r.kernel.org Cc: woojung.huh@...rochip.com, UNGLinuxDriver@...rochip.com, andrew@...n.ch, vivien.didelot@...il.com, olteanv@...il.com, davem@...emloft.net, edumazet@...gle.com, kuba@...nel.org, pabeni@...hat.com, linux@...linux.org.uk, Tristram.Ha@...rochip.com, richardcochran@...il.com, ceggers@...i.de Subject: Re: [Patch net-next v3 01/13] net: dsa: microchip: ptp: add the posix clock support On 12/8/22 23:24, Arun Ramadoss wrote: > From: Christian Eggers <ceggers@...i.de> > > This patch implement routines (adjfine, adjtime, gettime and settime) > for manipulating the chip's PTP clock. It registers the ptp caps > to posix clock register. > > Signed-off-by: Christian Eggers <ceggers@...i.de> > Co-developed-by: Arun Ramadoss <arun.ramadoss@...rochip.com> > Signed-off-by: Arun Ramadoss <arun.ramadoss@...rochip.com> Reviewed-by: Florian Fainelli <f.fainelli@...il.com> -- Florian
Powered by blists - more mailing lists