lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 9 Jan 2023 22:33:31 +0100
From:   Andrew Lunn <andrew@...n.ch>
To:     Angelo Dureghello <angelo@...nel-space.org>
Cc:     netdev@...r.kernel.org
Subject: Re: mv88e6321, dual cpu port

On Mon, Jan 09, 2023 at 09:40:06PM +0100, Angelo Dureghello wrote:
> Hi All,
> 
> using kernel 5.4.70,
> just looking for confirmation this layout
> can work:
> 
>    eth0 -> cpu port (port5, mii)  bridging port3 and 4
>    eth1 -> cpu port (port6, rgmii)  bridging port0, 1, 2
> 
> My devicetree actaully defines 2 cpu ports, it seems
> to work, but please let me know if you see any
> possible issue.

Dual CPU ports is not supported with 5.4.70. Everything will go over
the first cpu port in DT.

    Andrew

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ