[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230314160818.2yopv6yeczne7gfi@halaney-x13s>
Date: Tue, 14 Mar 2023 11:08:18 -0500
From: Andrew Halaney <ahalaney@...hat.com>
To: Konrad Dybcio <konrad.dybcio@...aro.org>
Cc: linux-kernel@...r.kernel.org, agross@...nel.org,
andersson@...nel.org, davem@...emloft.net, edumazet@...gle.com,
kuba@...nel.org, pabeni@...hat.com, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, vkoul@...nel.org,
bhupesh.sharma@...aro.org, mturquette@...libre.com,
sboyd@...nel.org, peppe.cavallaro@...com,
alexandre.torgue@...s.st.com, joabreu@...opsys.com,
mcoquelin.stm32@...il.com, richardcochran@...il.com,
linux@...linux.org.uk, veekhee@...le.com,
tee.min.tan@...ux.intel.com, mohammad.athari.ismail@...el.com,
jonathanh@...dia.com, ruppala@...dia.com, bmasney@...hat.com,
andrey.konovalov@...aro.org, linux-arm-msm@...r.kernel.org,
netdev@...r.kernel.org, devicetree@...r.kernel.org,
linux-clk@...r.kernel.org,
linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, ncai@...cinc.com,
jsuraj@....qualcomm.com, hisunil@...cinc.com
Subject: Re: [PATCH net-next 05/11] clk: qcom: gcc-sc8280xp: Add EMAC GDSCs
On Tue, Mar 14, 2023 at 04:13:18PM +0100, Konrad Dybcio wrote:
>
>
> On 13.03.2023 17:56, Andrew Halaney wrote:
> > Add the EMAC GDSCs to allow the EMAC hardware to be enabled.
> >
> > Signed-off-by: Andrew Halaney <ahalaney@...hat.com>
> > ---
> Was it tested to not cause issues on access on "normal" 8280xp?
> AFAICS if there would be any, they would happen at registration
> time, as gdsc_init already accesses its registers
No, I've only tested this series on the sa8540p-ride. I luckily also am
working from an x13s, I will use that to confirm nothing strange happens
with this applied before sending v2 and confirm the results.
Thanks for the idea,
Andrew
>
> Konrad
> > drivers/clk/qcom/gcc-sc8280xp.c | 18 ++++++++++++++++++
> > include/dt-bindings/clock/qcom,gcc-sc8280xp.h | 2 ++
> > 2 files changed, 20 insertions(+)
> >
> > diff --git a/drivers/clk/qcom/gcc-sc8280xp.c b/drivers/clk/qcom/gcc-sc8280xp.c
> > index b3198784e1c3..04a99dbaa57e 100644
> > --- a/drivers/clk/qcom/gcc-sc8280xp.c
> > +++ b/drivers/clk/qcom/gcc-sc8280xp.c
> > @@ -6873,6 +6873,22 @@ static struct gdsc usb30_sec_gdsc = {
> > .pwrsts = PWRSTS_RET_ON,
> > };
> >
> > +static struct gdsc emac_0_gdsc = {
> > + .gdscr = 0xaa004,
> > + .pd = {
> > + .name = "emac_0_gdsc",
> > + },
> > + .pwrsts = PWRSTS_OFF_ON,
> > +};
> > +
> > +static struct gdsc emac_1_gdsc = {
> > + .gdscr = 0xba004,
> > + .pd = {
> > + .name = "emac_1_gdsc",
> > + },
> > + .pwrsts = PWRSTS_OFF_ON,
> > +};
> > +
> > static struct clk_regmap *gcc_sc8280xp_clocks[] = {
> > [GCC_AGGRE_NOC_PCIE0_TUNNEL_AXI_CLK] = &gcc_aggre_noc_pcie0_tunnel_axi_clk.clkr,
> > [GCC_AGGRE_NOC_PCIE1_TUNNEL_AXI_CLK] = &gcc_aggre_noc_pcie1_tunnel_axi_clk.clkr,
> > @@ -7351,6 +7367,8 @@ static struct gdsc *gcc_sc8280xp_gdscs[] = {
> > [USB30_MP_GDSC] = &usb30_mp_gdsc,
> > [USB30_PRIM_GDSC] = &usb30_prim_gdsc,
> > [USB30_SEC_GDSC] = &usb30_sec_gdsc,
> > + [EMAC_0_GDSC] = &emac_0_gdsc,
> > + [EMAC_1_GDSC] = &emac_1_gdsc,
> > };
> >
> > static const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {
> > diff --git a/include/dt-bindings/clock/qcom,gcc-sc8280xp.h b/include/dt-bindings/clock/qcom,gcc-sc8280xp.h
> > index cb2fb638825c..721105ea4fad 100644
> > --- a/include/dt-bindings/clock/qcom,gcc-sc8280xp.h
> > +++ b/include/dt-bindings/clock/qcom,gcc-sc8280xp.h
> > @@ -492,5 +492,7 @@
> > #define USB30_MP_GDSC 9
> > #define USB30_PRIM_GDSC 10
> > #define USB30_SEC_GDSC 11
> > +#define EMAC_0_GDSC 12
> > +#define EMAC_1_GDSC 13
> >
> > #endif
>
Powered by blists - more mailing lists