lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <ZHROghMyWEcJ/4J1@debian> Date: Mon, 29 May 2023 09:04:34 +0200 From: Ramón Nordin Rodriguez <ramon.nordin.rodriguez@...roamp.se> To: Parthiban Veerasooran <Parthiban.Veerasooran@...rochip.com> Cc: andrew@...n.ch, hkallweit1@...il.com, linux@...linux.org.uk, davem@...emloft.net, edumazet@...gle.com, kuba@...nel.org, pabeni@...hat.com, netdev@...r.kernel.org, linux-kernel@...r.kernel.org, horatiu.vultur@...rochip.com, Woojung.Huh@...rochip.com, Nicolas.Ferre@...rochip.com, Thorsten.Kummermehr@...rochip.com Subject: Re: [PATCH net-next v4 4/6] net: phy: microchip_t1s: fix reset complete status handling On Fri, May 26, 2023 at 08:53:46PM +0530, Parthiban Veerasooran wrote: > As per the datasheet DS-LAN8670-1-2-60001573C.pdf, the Reset Complete > status bit in the STS2 register has to be checked before proceeding to > the initial configuration. Reading STS2 register will also clear the > Reset Complete interrupt which is non-maskable. > > Reviewed-by: Andrew Lunn <andrew@...n.ch> > Signed-off-by: Parthiban Veerasooran <Parthiban.Veerasooran@...rochip.com> > --- Reviewed-by: Ramón Nordin Rodriguez <ramon.nordin.rodriguez@...roamp.se> Tested-by: Ramón Nordin Rodriguez <ramon.nordin.rodriguez@...roamp.se>
Powered by blists - more mailing lists