[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <09a2d767-d781-eba2-028f-a949f1128fbd@pengutronix.de>
Date: Wed, 26 Jul 2023 08:10:35 +0200
From: Johannes Zink <j.zink@...gutronix.de>
To: Richard Cochran <richardcochran@...il.com>,
Jakub Kicinski <kuba@...nel.org>
Cc: Giuseppe Cavallaro <peppe.cavallaro@...com>,
Alexandre Torgue <alexandre.torgue@...s.st.com>,
Jose Abreu <joabreu@...opsys.com>, "David S. Miller" <davem@...emloft.net>,
Eric Dumazet <edumazet@...gle.com>, Paolo Abeni <pabeni@...hat.com>,
Maxime Coquelin <mcoquelin.stm32@...il.com>,
Russell King <linux@...linux.org.uk>, patchwork-jzi@...gutronix.de,
netdev@...r.kernel.org, linux-stm32@...md-mailman.stormreply.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
kernel@...gutronix.de, kernel test robot <lkp@...el.com>
Subject: Re: [PATCH v2] net: stmmac: correct MAC propagation delay
Hi Richard,
On 7/26/23 05:22, Richard Cochran wrote:
> On Tue, Jul 25, 2023 at 08:06:06PM -0700, Jakub Kicinski wrote:
>
>> any opinion on this one?
>
> Yeah, I saw it, but I can't get excited about drivers trying to
> correct delays. I don't think this can be done automatically in a
> reliable way, and so I expect that the few end users who are really
> getting into the microseconds and nanoseconds will calibrate their
> systems end to end, maybe even patching out this driver nonsense in
> their kernels.
>
Thanks for your reading and commenting on my patch. As the commit message
elaborates, the Patch corrects for the MAC-internal delays (this is neither PHY
delays nor cable delays), that arise from the timestamps not being taken at the
packet egress, but at an internal point in the MAC. The compensation values are
read from internal registers of the hardware since these values depend on the
actual operational mode of the MAC and on the MII link. I have done extensive
testing, and as far as my results are concerned, this is reliable at least on
the i.MX8MP Hardware I can access for testing. I would actually like correct
this on other MACs too, but they are often poorly documented. I have to admit
that the DWMAC is one of the first hardwares I encountered with proper
documentation. The driver admittedly still has room for improvements - so here
we go...
Nevertheless, there is still PHY delays to be corrected for, but I need to
extend the PHY framework for querying the clause 45 registers to account for
the PHY delays (which are even a larger factor of). I plan to send another
series fixing this, but this still needs some cleanup being done.
Also on a side-note, "driver nonsense" sounds a bit harsh from someone always
insisting that one should not compensate for bad drivers in the userspace stack
and instead fixing driver and hardware issues in the kernel, don't you think?
> Having said that, I won't stand in the way of such driver stuff.
> After all, who cares about a few microseconds time error one way or
> the other?
I do, and so does my customer. If you want to reach sub-microsecond accuracy
with a linuxptp setup (which is absolutely feasible on COTS hardware), you have
to take these things into account. I did quite extensive tests, and measuring
the peer delay as precisely as possible is one of the key steps in getting
offsets down between physical nodes. As I use the PHCs to recover clocks with
as low phase offset as possible, the peer delays matter, as they add phase
error. At the moment, this patch reduces the offset of approx 150ns to <50ns in
a real world application, which is not so bad for a few lines of code, i guess...
I don't want to kick off a lengthy discussion here (especially since Jakub
already picked the patch to next), but maybe this mail can help for
clarification in the future, when the next poor soul does work on the hwtstamps
in the dwmac.
Thanks, also for keeping linuxptp going,
Johannes
>
> Thanks,
> Richard
>
>
--
Pengutronix e.K. | Johannes Zink |
Steuerwalder Str. 21 | https://www.pengutronix.de/ |
31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686| Fax: +49-5121-206917-5555 |
Powered by blists - more mailing lists